Reliable FPGA-based Architectures for Quadcopters in Search and Rescue Missions

被引：0

作者：

Elsokkary, Salma K. ^{[1
]}

Alkady, Gehad, I ^{[2
]}

Adly, Ihab ^{[3
]}

Amer, Hassanein H. ^{[2
]}

Daoud, Ramez M. ^{[2
]}

ElSayed, Hany ^{[4
]}

Refaat, Tarek K. ^{[5
]}

Cico, Betim ^{[6
]}

机构：

[1] Shams Univ, Comp & Syst Engn Dept, Cairo, Egypt

[2] Amer Univ Cairo, Elect & Commun Engn Dept, Cairo, Egypt

[3] British Univ Egypt BUE, Cairo, Egypt

[4] Cairo Univ, Elect & Commun Engn Dept, Cairo, Egypt

[5] Cisco Syst Inc, Engn Dept, Ottawa, ON, Canada

[6] Epoka Univ, Comp Engn Dept, Tirana, Albania

来源：

2020 9TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2020年

关键词：

quadcopter; FPGA; fault tolerance; DPR; Total Chip Failures (TCF); SEU; Markov;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper focuses on Quadcopters in the context of Search and Rescue missions. Two different environments are studied, namely a very harsh one and a moderately harsh one. The fault set includes Single Event Upsets (SEUs), hard failures and total chip failures. The hardware platform used is based on Field Programmable Gate Arrays (FPGAs). For each environment, a fault-tolerant architecture is developed taking into account system reliability, power consumption and system weight. Dynamic Partial Reconfiguration (DPR) is utilized. Continuous Time Markov Chains are used to estimate reliability. The increase in reliability (compared to a similar non-fault-tolerant system) is considerable in both environments. The DPR function is successfully tested on a Xilinx xc7z010clg400-1.

引用

页码：261 / 265

页数：5

共 50 条

[41] An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures
Meloni, Paolo
Secchi, Simone
Raffo, Luigi
IEEE EMBEDDED SYSTEMS LETTERS, 2010, 2 (01) : 5 - 9
[42] Secure Data-Binding in FPGA-based Hardware Architectures utilizing PUFs
Frank, Florian
Schmid, Martin
Klement, Felix
Palani, Purushothaman
Weber, Andreas
Kavun, Elif Bilge
Xiong, Wenjie
Arul, Tolga
Katzenbeisser, Stefan
PROCEEDINGS OF THE 19TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ACM ASIACCS 2024, 2024, : 423 - 435
[43] From cognitive architectures to hardware:: A low cost FPGA-based design experience
Lopez, Ignacio
Sanz, Ricardo
Moreno, Felix
Salvador, Ruben
Alarcon, Jaime
2007 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, CONFERENCE PROCEEDINGS BOOK, 2007, : 499 - +
[44] Flexible FPGA-Based Architectures for Curve Point Multiplication over GF(p)
Amiet, Dorian
Curiger, Andreas
Zbinden, Paul
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 107 - 114
[45] Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures
Aleksejev, Igor
Devadze, Sergei
Jutman, Artur
Shibin, Konstantin
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (03): : 245 - 255
[46] Compact FPGA-based hardware architectures for GF(2m) multipliers
Morales-Sandoval, Miguel
Diaz-Perez, Arturo
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 649 - 652
[47] EMBRYONIC SYSTEMS IMPLEMENTATION WITH FPGA-BASED ARTIFICIAL CELL NETWORK HARDWARE ARCHITECTURES
Szasz, Csaba
Chindris, Virgil
Husi, Geza
ASIAN JOURNAL OF CONTROL, 2010, 12 (02) : 208 - 215
[48] Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures
Igor Aleksejev
Sergei Devadze
Artur Jutman
Konstantin Shibin
Journal of Electronic Testing, 2016, 32 : 245 - 255
[49] Exploration of Decision Sub-Network Architectures for FPGA-based Dynamic DNNs
Dimitriou, Anstasios
Hu, Mingyu
Hare, Jonathon
Merrett, Geoff V.
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[50] Planning Search and Rescue Missions for UAV Teams
Baker, Chris A. B.
Ramchurn, Sarvapali
Teacy, W. T. Luke
Jennings, Nicholas R.
ECAI 2016: 22ND EUROPEAN CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2016, 285 : 1777 - 1782

← 1 2 3 4 5 →