Linearity Boosting Technique Analysis for a Modified Current-Mode Bandgap Reference

被引:0
|
作者
Aprile, Antonio [1 ]
Gardino, Daniele [2 ]
Malcovati, Piero [1 ]
Bonizzoni, Edoardo [1 ]
机构
[1] Univ Pavia, Dept Elect Comp & Biomed Engn, Pavia, Italy
[2] TDK InvenSense, Assago, Italy
关键词
D O I
10.1109/icecs49266.2020.9294909
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a detailed analysis of an e ffective method to improve the linearity and, consequently, the temperature insensitivity of the output characteristic of current processing based bandgap references. The described technique is shown to be successful on a circuit which generates a temperature-invariant current of approximately 1 mu A which has been designed and extensively simulated in a standard 130-nm CMOS process in the -40 degrees C to 125 degrees C temperature range. The circuit nominal supply voltage is 1.5 V and it has a total power consumption of about 5 mu W. The analyzed linearity boosting technique, applied to the proposed circuit, provides a temperature sensitivity of the output current as low as 1.7 ppm/degrees C in the considered range, making it suitable for a lot of di fferent precision applications that require a highly stable current signal with respect to temperature.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] A Comprehensive Harmonic Analysis of Current-Mode Power Amplifiers
    Ramella, Chiara
    Colantonio, Paolo
    Pirola, Marco
    ENERGIES, 2021, 14 (21)
  • [42] A multi-chip reference current generating circuit for current-mode column driver ICs
    Jeon, Jin-Yong
    Son, Young-Suk
    Jeon, Yong-Joon
    Lee, Geon-Ho
    Lee, Hyung-Min
    Jung, Seung-Chul
    Cho, Gyu-Hyeong
    2007 SID INTERNATIONAL SYMPOSIUM, DIGEST OF TECHNICAL PAPERS, VOL XXXVIII, BOOKS I AND II, 2007, 38 : 350 - 352
  • [43] Accuracy analysis of hysteretic current-mode voltage regulator
    Song, CP
    Nilles, JL
    APEC 2005: Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, Vols 1-3, 2005, : 276 - 280
  • [44] Current-mode CMOS circuits design based on current threshold-controllable technique
    Wang, GQ
    Wu, XW
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 529 - 532
  • [45] A low-sensitivity programmable BJT current-mode filtering technique
    Mathiazhagan, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (09): : 1131 - 1134
  • [46] An inductorless peaking technique applied to MOS current-mode logic gates
    Badel, S
    Leblebici, Y
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 36 - 39
  • [47] Low-power embedded SRAM with the current-mode write technique
    Wang, JS
    Tseng, W
    Li, HY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) : 119 - 124
  • [48] A digital current-mode control technique for DC-DC converters
    Chattopadhyay, Souvik
    Das, Somshubhra
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (06) : 1718 - 1726
  • [49] Power optimization using current-mode signalling technique for IoT applications
    Bhardwaj H.
    Jain S.
    Sohal H.
    Measurement: Sensors, 2022, 24
  • [50] Online Parameter Tuning Technique for Predictive Current-Mode Control Operating in Boundary Conduction Mode
    Chang, Ye-Then
    Lai, Yen-Shin
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (08) : 3214 - 3221