Integrating a Virtual Machine on a system-on-a-chip

被引:0
|
作者
Sitnikovski, Boro [1 ]
Stojcevska, Biljana [2 ]
机构
[1] Automattic, San Francisco, CA 94110 USA
[2] Univ Tourism & Management, Fac Informat, Skopje, North Macedonia
关键词
Virtual machines; CHIP-8; Arduino ESP32; C/C plus; instruction set;
D O I
10.1109/ICEST55168.2022.9828788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Manufactured systems on a chip (SoC) with the current technologies cannot be modified without making hardware changes, which makes their alteration challenging. In this paper, we present the concept of implementing a minimal virtual machine (VM) on an SoC, as a possible solution to this problem. Our concept is performant and allows for dynamic program updates of the SoC without the need to reprogram the ROM, whenever the requirements change. The only prerequisite is for the system to be equipped with network capabilities.
引用
收藏
页码:173 / 174
页数:2
相关论文
共 50 条
  • [31] Moving toward system-on-a-chip testability
    Tuck, B
    COMPUTER DESIGN, 1997, 36 (10): : 17 - 18
  • [32] The system-on-a-chip, microsystems computer industry
    Bell, G
    IEEE MICRO, 1996, 16 (06) : 52 - 52
  • [33] The changing landscape of system-on-a-chip design
    Rincon, AM
    Lee, WR
    Slattery, M
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 83 - 90
  • [34] System-on-a-chip methodology for telecom applications
    Voros, NS
    Tsasakou, S
    Mariatos, V
    Birbas, M
    Birbas, A
    Andritsou, A
    1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 321 - 325
  • [35] JPEG encoder system-on-a-chip demonstrator
    Hunter, J.K.
    McCanny, J.V.
    Simpson, A.
    Hu, Y.
    Doherty, J.G.
    Conference Record of the Asilomar Conference on Signals, Systems and Computers, 1999, 1 : 762 - 766
  • [36] A survey on system-on-a-chip design languages
    Habibi, A
    Tahar, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 212 - 215
  • [37] Formal verification of an industrial system-on-a-chip
    Choi, H
    Yim, MK
    Lee, JY
    Yun, BW
    Lee, YT
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 453 - 458
  • [38] System-on-a-chip global interconnect optimization
    Naeemi, A
    Venkatesan, R
    Meindl, JD
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 399 - 403
  • [39] Design strategy for system-on-a-chip testing
    Electronic Products (Garden City, New York), 1997, 40 (01):
  • [40] Debug and diagnosis in the age of system-on-a-chip
    Molyneaux, R
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 1303 - 1303