Mask repair using layout-based pattern copy for the 65 nm node and beyond

被引:0
|
作者
Boegli, Volker [1 ]
Auth, Nicole [1 ]
Hofmann, Uli [2 ]
机构
[1] NaWoTec GmbH, Ind Str 1, D-64380 Rossdorf, Germany
[2] GenISys GmbH, D-85521 Riemerling, Germany
来源
关键词
mask repair; pattern copy; process control; layout; database;
D O I
10.1117/12.686404
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
To overcome several drawbacks of the standard pattern copy procedure used to create the repair shape(s) for a particular defect site, we have developed and implemented a layout based pattern copy method (a.k.a. "database pattern copy"). In general, pattern copy derives the repair structure by comparing a high resolution image of the defective area with the same image of a non-defective area. The repair shape is generated as the difference of these two images, and adjusted for processing purposes. As opposed to the conventional pattern copy method, which derives the reference using information taken from the mask under repair, the new method uses reference information from the original mask design file. As a result, it reduces the CD error of the repair, simplifies the repair process work flow, and greatly reduces the potential of operator error. We present the new method along with experimental results taken from programmed defect repair on our MeRiT MG (TM) production tool.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Challenges and solutions for trench lithography beyond 65nm node
    Lu, Zhijian
    Ho, Chi-Chien
    Mason, Mark
    Anderson, Andrew
    Mckee, Randy
    Jackson, Ricky
    Zhu, Cynthia
    Terry, Mark
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [22] Yield loss in lithographic patterning at the 65nm node and beyond
    Monahan, KM
    Eichelberger, B
    Hankinson, M
    Robinson, J
    Slessor, M
    DATA ANALYSIS AND MODELING FOR PROCESS CONTROL, 2004, 5378 : 204 - 214
  • [23] EBDW technology for EB shuttle at 65nm node and beyond
    Maruyama, T.
    Takakuwa, M.
    Kojima, Y.
    Takahashi, Y.
    Yamada, K.
    Kon, J.
    Miyajima, M.
    Shimizu, A.
    Machida, Y.
    Hoshino, H.
    Takita, H.
    Sugatani, S.
    Tsuchikawa, H.
    EMERGING LITHOGRAPHIC TECHNOLOGIES XII, PTS 1 AND 2, 2008, 6921
  • [24] Design and process limited yield at the 65nm node and beyond
    Monahan, K
    Trafas, B
    Design and Process Integration for Microelectronic Manufacturing III, 2005, 5756 : 230 - 239
  • [25] Embedded FeRAM Challenges in the 65-nm Technology Node and Beyond
    Kato, Yoshihisa
    Tanaka, Hiroyuki
    Isogai, Kazunori
    Kaibara, Kazuhiro
    Kaneko, Yukihiro
    Shimada, Yasuhiro
    Brubaker, Matt
    Celinska, Jolanta
    McMillan, Larry D.
    de Araujo, Carlos. A. Paz
    2006 15TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2007, : 78 - +
  • [26] Development of new chrome blanks for 65nm-node and beyond
    Hashimoto, M
    Yamada, T
    Sakamoto, M
    Hara, M
    Ohkubo, Y
    Ushida, M
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 974 - 982
  • [27] EPL performance in 65-nm node metallization technology and beyond
    Koba, F
    Tsuchida, T
    Sakaue, H
    Koike, K
    Yamamoto, J
    Iriki, N
    Yamashita, H
    Kageyama, S
    Nasuno, T
    Soda, E
    Takeda, K
    Kobayashi, H
    Shoji, F
    Okamura, H
    Matsubara, Y
    Arimoto, H
    Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 501 - 508
  • [28] Revisit Pattern Collapse for 14nm Node and Beyond
    Yoshimoto, Kenji
    Higgins, Craig
    Raghunathan, Ananthan
    Hartley, John G.
    Goldfarb, Dario L.
    Kato, Hirokazu
    Petrillo, Karen
    Colburn, Matthew E.
    Schefske, Jeffrey
    Wood, Obert
    Wallow, Thomas I.
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVIII, 2011, 7972
  • [29] Comprehensive study on layout dependence of soft errors in CMOS latch circuits and its scaling trend for 65 nm technology node and beyond
    Fukui, H
    Hamaguchi, M
    Yoshimura, H
    Oyamatsu, H
    Matsuoka, F
    Noguchi, T
    Hirao, T
    Abe, H
    Onoda, S
    Yamakawa, T
    Wakasa, T
    Kamiya, T
    2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 222 - 223
  • [30] In-Die Mask Registration Measurement on 28nm Node and Beyond
    Chen, Shen Hung
    Cheng, Yung Feng
    Chen, Ming Jui
    PHOTOMASK TECHNOLOGY 2013, 2013, 8880