Design and implementation of image kernels using reversible logic gates

被引:4
|
作者
Raveendran, Sithara [1 ,2 ]
Edavoor, Pranose Jose [1 ,2 ]
Yernad Balachandra, Nithin Kumar [1 ,2 ]
Moodabettu Harishchandra, Vasantha [1 ,2 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Farmagudi 403401, Goa, India
[2] Natl Inst Technol Goa, Dept Elect & Elect Engn, Farmagudi 403401, Goa, India
关键词
logic gates; field programmable gate arrays; image enhancement; edge detection; logic design; image kernels; reversible logic gates; filtering enhancing; reversible logic literature; filter kernel; reversible logic based design; ancilla inputs; gate count; 512$512x512 standard images; filtered images;
D O I
10.1049/iet-ipr.2019.1681
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This study presents the implementation of image kernels used for filtering and enhancing the images using reversible logic gates, a first in reversible logic literature. Image enhancement/filtering is achieved by performing convolution of an image with a filter kernel. This work proposes reversible logic based design and implementation of six filter kernels. The filter kernels implemented are Gaussian blur, Laplacian outline, Sobel, Emboss, Sharpen and Prewitt edge detection. The kernels are implemented individually using reversible logic gates and the designs are measured in terms of quantum cost, garbage outputs, ancilla inputs and gate count. The functional verification is carried out using 512x512 standard images on Kintex 7 FPGA platform. The filtered images from the proposed design have an average structural similarity index of 0.92.
引用
收藏
页码:4110 / 4121
页数:12
相关论文
共 50 条
  • [41] Generating the group of reversible logic gates
    De Vos, A
    Raa, B
    Storme, L
    JOURNAL OF PHYSICS A-MATHEMATICAL AND GENERAL, 2002, 35 (33): : 7063 - 7078
  • [42] Synthesis of multipurpose reversible logic gates
    Kerntopf, P
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 259 - 266
  • [43] Reversible Logic Gates on Physarum Polycephalum
    Schumann, Andrew
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE OF NUMERICAL ANALYSIS AND APPLIED MATHEMATICS 2014 (ICNAAM-2014), 2015, 1648
  • [44] Algebraic Characterization of Reversible Logic Gates
    Xiaoyu Song
    Guowu Yang
    Marek Perkowski
    Yuke Wang
    Theory of Computing Systems, 2006, 39 : 311 - 319
  • [45] Algebraic characterization of reversible logic gates
    Song, XY
    Yang, GW
    Perkowski, M
    Wang, YK
    THEORY OF COMPUTING SYSTEMS, 2006, 39 (02) : 311 - 319
  • [46] Reversible Logic Gates Based on Single Spin Logic
    Gope, J.
    Mondal, S.
    Kundu, M.
    Chowdhury, S.
    Bhadra, S.
    ADVANCES IN OPTICAL SCIENCE AND ENGINEERING, 2017, 194 : 613 - 619
  • [47] Implementation of MAC Unit Using Reversible Logic
    Dhanabal, R.
    Bharathi, V.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 343 - 350
  • [48] Optimized Design of Full-Subtractor Using New SRG Reversible Logic Gates and VHDL Simulation
    Rahman, Md. Samiur
    Waheed, Sajjad
    Bahar, Ali Newaz
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2015, : 69 - 72
  • [49] A Novel Approach to Design a Redundant Binary Signed Digit Adder Cell Using Reversible Logic Gates
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    2015 IEEE UP SECTION CONFERENCE ON ELECTRICAL COMPUTER AND ELECTRONICS (UPCON), 2015,
  • [50] The Implementation of Logic Gates Using Only Memristor Based Neuristor
    Orman, Kamil
    Babacan, Yunus
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2021, 51 (02): : 113 - 117