Efficient Design Techniques of Flash ADC for High Speed and Ultra Low Power Applications

被引:0
|
作者
Kamate, Sujata S. [1 ]
Rajani, H. P. [2 ]
Mallaraddi, Vidyavati [2 ]
机构
[1] Hirasugar Inst Technol, Dept Elect & Commun Engn, Nidasoshi, Karnataka, India
[2] KLEs Dr MSS CET, Dept Elect & Commun Engn, Belagavi, Karnataka, India
来源
关键词
D O I
10.21786/bbrc/13.13/20
中图分类号
Q81 [生物工程学(生物技术)]; Q93 [微生物学];
学科分类号
071005 ; 0836 ; 090102 ; 100705 ;
摘要
Analog to Digital converters are the essential components of todays digital world. As these convert real time signal into its equivalent digital code, must be designed efficiently. This paper presents design of 3-bit high speed and power efficient Flash Analog to Digital Converter. Flash type Analog to Digital Converter is designed and implemented with different inverter based comparators and based ROM encoder. A high speed ROM encoder is designed to convert thermometer code to its equivalent binary code. The proposed research compares various inverter based comparators such as Threshold Inverter, Quantizer comparator, Single Inverter Comparator, Single Inverter Comparator with the reference voltage and LTE comparators, designed using cadence design tools with 180nm technological library. The simulation results show that Single Inverter Comparator consumes less power 5.647uW among TIQ and R-TIQ comparators. Single Inverter comparator with reference voltage consumes less power however with more delay. Here Flash ADCs are designed with various inverter based comparators and ROM encoder. The results show that TIQ comparator based ADCs consume power of 298.9uW, whereas ADC designed with Single Inverter Comparator consumes 459.8uW power.
引用
收藏
页码:144 / 149
页数:6
相关论文
共 50 条
  • [41] An efficient power reduction technique for flash ADC
    Hwang, Yuh-Shyan
    Lin, Jeen-Fong
    Huang, Cheng-Chung
    Chen, Jiann-Jong
    Lee, Wen-Ta
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 43 - +
  • [42] A High Speed Two Step Flash ADC
    Krishna, K. Lokesh
    Al-Naamani, Yahya Mohammed Ali
    Anuradha, K.
    SOFT COMPUTING SYSTEMS, ICSCS 2018, 2018, 837 : 826 - 836
  • [43] Design of CNTFETs Operating in High Speed Sub-Threshold Condition for Ultra-Low Power Applications
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (10) : M93 - M101
  • [44] Low-power 6-bit flash ADC for high-speed data converters architectures
    Ferragina, Vincenzo
    Ghittori, Nicola
    Maloberti, Franco
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3930 - +
  • [45] A high-speed low-power SAR ADC in 40nm CMOS with combined energy-efficient techniques
    Huang, Yujia
    Meng, Qiao
    Li, Fei
    Wu, Jie
    IEICE ELECTRONICS EXPRESS, 2021, 18 (11):
  • [46] A 4-bit Asynchronous Binary Search ADC for Low Power, High Speed Applications
    Mukherjee, Sagar
    Saha, Dipankar
    Mostafa, Posiba
    Chatterjee, Sayan
    Sarkar, C. K.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 28 - 32
  • [47] CURRENT-MODE CYCLIC ADC FOR LOW-POWER AND HIGH-SPEED APPLICATIONS
    KIM, SW
    KIM, SW
    ELECTRONICS LETTERS, 1991, 27 (10) : 818 - 820
  • [48] An Improved Low-offset and Low-power Design of Comparator for Flash ADC
    Zhang Shuo
    Wang Zongmin
    Zhou Liang
    ADVANCED MATERIALS, MECHANICS AND INDUSTRIAL ENGINEERING, 2014, 598 : 365 - 370
  • [49] Design of Ultra Low Power Flash ADC using TMCC & Bit Referenced Encoder in 180nm Technology
    Kar, Aditi
    Majumder, Alak
    Mondal, Abir Jyoti
    Mishra, Nikhil
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [50] Design of Ultra Low Power Novel 3-Bit Flash ADC in 45nm CMOS Technology
    Das, Moushumi
    Nath, Bipasha
    Sarkar, Durba
    Kar, Aditi
    Majumder, Alak
    2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 239 - 244