How Formal Dynamic Verification Tools Facilitate Novel Concurrency Visualizations

被引:0
|
作者
Aananthakrishnan, Sriram [1 ]
DeLisi, Michael [1 ]
Vakkalanka, Sarvani [1 ]
Vo, Anh [1 ]
Gopalakrishnan, Ganesh [1 ]
Kirby, Robert M. [1 ]
Thakur, Rajeev [2 ]
机构
[1] Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA
[2] Argonne Natl Lab, Div Math & Comp Sci, Argonne, IL 60439 USA
来源
RECENT ADVANCES IN PARALLEL VIRTUAL MACHINE AND MESSAGE PASSING INTERFACE, PROCEEDINGS | 2009年 / 5759卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
With the exploding scale of concurrency, presenting valuable pieces of information collected by formal verification tools intuitively and graphically can greatly enhance concurrent system debugging. Traditional MPI program debuggers present trace views of MPI program executions. Such views are redundant, often containing equivalent traces that permute independent MPI calls. In our ISP formal dynamic verifier for MPI programs, we present a collection of alternate views made possible by the use of formal dynamic verification. Some of ISP's views help pinpoint errors, some facilitate discerning errors by eliminating redundancy, while others help understand the program better by displaying concurrent even orderings that must be respected by all MPI implementations, in the form of completes-before graphs. In this paper, we describe ISP's graphical user interface (GUI) capabilities in all these areas which are currently supported by a portable Java based GUI, a Microsoft Visual Studio GUI, and an Eclipse based GUI whose development is in progress.
引用
收藏
页码:261 / +
页数:2
相关论文
共 50 条
  • [21] Formal Specification and Verification of Dynamic Parametrized Architectures
    Cimatti, Alessandro
    Stojic, Ivan
    Tonetta, Stefano
    FORMAL METHODS, 2018, 10951 : 625 - 644
  • [22] Formal verification of dynamic properties in an aerospace application
    Nadjm-Tehrani, S
    Strömberg, JE
    FORMAL METHODS IN SYSTEM DESIGN, 1999, 14 (02) : 135 - 169
  • [23] Formal Verification of a Distributed Dynamic Reconfiguration Protocol
    Schultz, William
    Dardik, Ian
    Tripakis, Stavros
    PROCEEDINGS OF THE 11TH ACM SIGPLAN INTERNATIONAL CONFERENCE ON CERTIFIED PROGRAMS AND PROOFS (CPP '22), 2022, : 143 - 152
  • [24] Formal Verification of a RTOS Dynamic Memory Allocator
    Sun, Haiyong
    Lei, Hang
    Qiao, Lei
    Yang, Zheng
    BASIC & CLINICAL PHARMACOLOGY & TOXICOLOGY, 2020, 126 : 203 - 203
  • [25] A FORMAL MODEL FOR VERIFICATION OF DYNAMIC CONSISTENCY OF KBSS
    LAITA, LM
    RAMIREZ, B
    DELEDESMA, L
    RISCOS, A
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1995, 29 (05) : 81 - 96
  • [26] Dynamic GSPNs: formal definition, transformation towards GSPNs and formal verification
    Tigane, Samir
    Kahloul, Laid
    Baarir, Souheib
    Bourekkache, Samir
    PROCEEDINGS OF THE 13TH EAI INTERNATIONAL CONFERENCE ON PERFORMANCE EVALUATION METHODOLOGIES AND TOOLS ( VALUETOOLS 2020), 2020, : 164 - 171
  • [27] A formal concurrency model based architecture description language for synthesis of software development tools
    Qin, W
    Rajagopalan, S
    Malik, S
    ACM SIGPLAN NOTICES, 2004, 39 (07) : 47 - 56
  • [28] Tightly integrate dynamic verification with formal verification: A GSTE based approach
    Yang, Jin
    Puder, Avi
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 327 - 330
  • [29] Design and development paradigm for industrial formal verification CAD tools
    Krishnamurthy, N
    Abadir, MS
    Martin, AK
    Abraham, JA
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (04): : 26 - 35
  • [30] Towards a Broader Acceptance of Formal Verification Tools The Role of Education
    Khazeev, Mansur
    Mazzara, Manuel
    Aslam, Hamna
    de Carvalho, Daniel
    IMPACT OF THE 4TH INDUSTRIAL REVOLUTION ON ENGINEERING EDUCATION, ICL2019, VOL 2, 2020, 1135 : 188 - 200