Low-Overhead Network-on-Chip Support for Location-Oblivious Task Placement

被引:7
|
作者
Kim, Gwangsun [1 ]
Lee, Michael Mihn-Jong [2 ]
Kim, John [1 ]
Lee, Jae W. [3 ]
Abts, Dennis [4 ]
Marty, Michael [4 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Sungkyunkwan Univ SKKU, Dept Semicond Syst Engn, Suwon, Gyeonggi Do, South Korea
[4] Google Inc, Mountain View, CA 94043 USA
关键词
Network-on-chip (NoC); arbitration; equality-of-service (EoS); QUALITY-OF-SERVICE; ARCHITECTURE; PERFORMANCE; ROUTER;
D O I
10.1109/TC.2012.241
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core processors will have many processing cores with a network-on-chip (NoC) that provides access to shared resources such as main memory and on-chip caches. However, locally-fair arbitration in multi-stage NoC can lead to globally unfair access to shared resources and impact system-level performance depending on where each task is physically placed. In this work, we propose an arbitration to provide equality-of-service (EoS) in the network and provide support for location-oblivious task placement. We propose using probabilistic arbitration combined with distance-based weights to achieve EoS and overcome the limitation of round-robin arbiter. However, the complexity of probabilistic arbitration results in high area and long latency which negatively impacts performance. In order to reduce the hardware complexity, we propose an hybrid arbiter that switches between a simple arbiter at low load and a complex arbiter at high load. The hybrid arbiter is enabled by the observation that arbitration only impacts the overall performance and global fairness at a high load. We evaluate our arbitration scheme with synthetic traffic patterns and GPGPU benchmarks. Our results shows that hybrid arbiter that combines round-robin arbiter with probabilistic distance-based arbitration reduces performance variation as task placement is varied and also improves average IPC.
引用
收藏
页码:1486 / 1499
页数:14
相关论文
共 50 条
  • [31] Core/Task Associations For Efficient Application Implementation On Network-On-Chip
    Bougherara, Maamar
    Nedjah, Nadia
    Bennouar, Djamel
    Rahmoun, Rym
    Sadok, Amel
    Mourelle, Luiza de Macedo
    2018 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), 2018, : 18 - 22
  • [32] A List Simulated Annealing Algorithm for Task Scheduling on Network-on-Chip
    Chai, Song
    Li, Yubai
    Wang, Jian
    Wu, Chang
    JOURNAL OF COMPUTERS, 2014, 9 (01) : 176 - 182
  • [33] LATICS: A Low-Overhead Adaptive Task-Based Intermittent Computing System
    Liu, Songran
    Zhang, Wei
    Lv, Mingsong
    Chen, Qiulin
    Guan, Nan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3711 - 3723
  • [34] Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip
    Chao, Hung-Lin
    Tung, Sheng-Ya
    Hsiung, Pao-Ann
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2016, 10 (01)
  • [35] Packet triggered prediction based task migration for network-on-chip
    Chen, Tianzhou
    Fu, Weiwei
    Xie, Bin
    Wang, Chao
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (04) : 316 - 324
  • [36] Synthesis of Low-Overhead Configurable Source Routing Tables for Network Interfaces
    Loi, Igor
    Angiolini, Federico
    Benini, Luca
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 262 - 267
  • [37] Application-Specific Network-on-Chip synthesis with flexible router Placement
    Soumya, J.
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 361 - 371
  • [38] Optimization of Placement of Dynamic Network-on-chip Cores Using Simulated Annealing
    Hredzak, Branislav
    Diessel, Oliver
    IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2011, : 2400 - 2405
  • [39] DistBack: A Low-Overhead Distributed Back-Up Architecture with Snapshot Support
    Mager, Thomas
    Biersack, Ernst
    2013 19TH IEEE WORKSHOP ON LOCAL & METROPOLITAN AREA NETWORKS (LANMAN), 2013,
  • [40] Optimal placement of vertical connections in 3D Network-on-Chip
    Xu, Thomas Canhao
    Schley, Gert
    Liljeberg, Pasi
    Radetzki, Martin
    Plosila, Juha
    Tenhunen, Hannu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 441 - 454