Influence mechanism of solder aging and thermal network model optimization of multi-chip IGBT modules

被引:7
|
作者
Cui, Haoyang [1 ]
Zhou, Mengfan [1 ]
Yang, Cheng [1 ]
Li, Jiawen [1 ]
Wang, Chong [2 ]
机构
[1] Shanghai Univ Elect Power, Coll Elect & Informat Engn, Shanghai, Peoples R China
[2] Yunnan Univ, Coll Mat Sci & Engn, Kunming, Peoples R China
基金
中国国家自然科学基金;
关键词
Multi -chip IGBT module; Thermal analysis; Solder layer aging; Thermal diffusion angle; Thermal coupling; Junction temperature estimation;
D O I
10.1016/j.microrel.2022.114827
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the continuous increase in the scale of new energy grid-connected, high-power converter IGBT modules are widely used in wind, solar, and other new energy power generation systems. The safe and reliable operation of IGBT modules with parallel chips is becoming more and more important. In the multi-chip module, uneven solder aging will increase the thermal resistance of some chips, which will lead to an inaccurate estimation of the junction temperature of the multi-chip IGBT power module. To this end, this paper proposes to use the recon-structed thermal impedance matrix to modify the multi-chip thermal network model and estimate the junction temperature. By analyzing the nonlinear accelerated deterioration law between the aging degree of the solder layer and the self-thermal impedance and coupled thermal impedance of the IGBT module, the influence mechanism of different solder layer aging degrees inside the module on the thermal conduction radius and thermal diffusion angle is clarified. The thermal impedance matrix is reconstructed with the modified thermal diffusion angle, thus realizing the optimization of the thermal network model of the multi-chip IGBT module. The experimental results show that the junction temperature calculation results of the improved multi-chip IGBT module thermal network model are more in line with the finite element simulation than the traditional unim-proved method, thus verifying the validity and accuracy of the model, and laying a solid foundation for the large-scale integrated multi-chip thermal analysis. Theoretical basis.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Heat spreading path optimization of IGBT thermal network model
    Cui, Haoyang
    Hu, Fengye
    Zhang, Yu
    Zhou, Kun
    MICROELECTRONICS RELIABILITY, 2019, 103
  • [42] Thermal-Aware SoC Macro Placement and Multi-chip Module Design Optimization with Bayesian Optimization
    Molter, Michael
    Kumar, Rahul
    Koller, Sonja
    Bhatti, Osama Waqar
    Ambasana, Nikita
    Rosenbaum, Elyse
    Swaminathan, Madhavan
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 935 - 942
  • [43] Network Group Partition and Core Placement Optimization for Neuromorphic Multi-Core and Multi-Chip Systems
    Yang, Yukuan
    Fan, Qihang
    Yan, Tianyi
    Pei, Jing
    Li, Guoqi
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTATIONAL INTELLIGENCE, 2024, 8 (06): : 3966 - 3981
  • [44] Simplified Multi-time Scale Thermal Model Considering Thermal Coupling in IGBT Modules
    Zhang, Yi
    Wang, Huai
    Wang, Zhongxu
    Blaabjerg, Frede
    THIRTY-FOURTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2019), 2019, : 319 - 324
  • [45] Optimization of Pin Fin Structure for Uniform Temperature Distribution in Multi-chip Parallel-connected Power Modules
    Zhang, Xiao
    Ma, Km
    Liu, Xun
    Huang, Wei
    Liu, Sheng
    Zhou, Yang
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [46] Dynamic IGBT Three-Dimensional Thermal Network Model Considering Base Solder Degradation and Thermal Coupling Between IGBT Chips
    Shi, Yunming
    Liu, Jianqiang
    Ai, Yu
    Chen, Shaoyong
    Bai, Yu
    IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, 2023, 9 (02) : 2994 - 3011
  • [47] A Computationally Efficient Electro-Thermal Modelling Technique for Coupled Multi-Disciplinary Analysis of Multi-Chip Power Modules
    Evans, P.
    Castellazzi, A.
    Carastro, F.
    Johnson, C. M.
    2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2010, : 297 - 300
  • [48] Quantification of cracked area in thermal path of high-power multi-chip modules using transient thermal impedance measurement
    Eleffendi, Mohd. Amir
    Yang, Li
    Agyakwa, Pearl
    Johnson, C. Mark
    MICROELECTRONICS RELIABILITY, 2016, 59 : 73 - 83
  • [49] A Fully Coupled Model of Multi-Chip Press-Pack IGBT for Thermo-Mechanical Stress Distribution Prediction
    Zhan, Cao
    Zhu, Lingyu
    Zhang, Yaxin
    Dai, Jiangang
    Hou, Ting
    Song, Ying
    Ji, Shengchang
    Iannuzzo, Francesco
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2022, 58 (03) : 3852 - 3862
  • [50] The Influence Mechanism of Humidity on the Chip Solder Layer Thermal Resistance of Power Semiconductor Devices
    Wang Y.
    Deng E.
    Wang Z.
    Li D.
    Huang Y.
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2024, 39 (12): : 3691 - 3704