共 50 条
- [42] Thermal-Aware SoC Macro Placement and Multi-chip Module Design Optimization with Bayesian Optimization 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 935 - 942
- [43] Network Group Partition and Core Placement Optimization for Neuromorphic Multi-Core and Multi-Chip Systems IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTATIONAL INTELLIGENCE, 2024, 8 (06): : 3966 - 3981
- [44] Simplified Multi-time Scale Thermal Model Considering Thermal Coupling in IGBT Modules THIRTY-FOURTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2019), 2019, : 319 - 324
- [45] Optimization of Pin Fin Structure for Uniform Temperature Distribution in Multi-chip Parallel-connected Power Modules 2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
- [47] A Computationally Efficient Electro-Thermal Modelling Technique for Coupled Multi-Disciplinary Analysis of Multi-Chip Power Modules 2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2010, : 297 - 300
- [50] The Influence Mechanism of Humidity on the Chip Solder Layer Thermal Resistance of Power Semiconductor Devices Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2024, 39 (12): : 3691 - 3704