Hardware-software bipartitioning for dynamically reconfigurable systems

被引:0
|
作者
Rakhmatov, DN [1 ]
Vrudhula, SBK [1 ]
机构
[1] Univ Arizona, ECE Dept, Ctr Low Power Elect, Tucson, AZ 85721 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The main unique feature of dynamically reconfigurable systems is the ability to time-share the same reconfigurable hardware resources. However, the energy-delay cost associated with reconfiguration must be accounted for during hardware-software partitioning. We propose a method for mapping nodes of an application control flow graph either to software or reconfigurable hardware, explicitly targeting minimization of the energy-delay cost due to both computation and configuration. The addressed problems are energy-delay product minimization, delay-constrained energy minimization, and energy-constrained delay minimization. We show how these problems can be tackled by using network flow techniques, after transforming the original control flow graph into an equivalent network. If there are no constraints, as in the case of the energy-delay product minimization, we are able to generate an optimal solution in polynomial time.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [21] HARDWARE-SOFTWARE CODESIGN OF EMBEDDED SYSTEMS
    CHIODO, M
    GIUSTO, P
    JURECSKA, A
    HSIEH, HC
    SANGIOVANNIVINCENTELLI, A
    LAVAGNO, L
    IEEE MICRO, 1994, 14 (04) : 26 - 36
  • [22] Design for testability in hardware-software systems
    Vranken, HPE
    Witteman, MF
    vanWuijtswinkel, RC
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (03): : 79 - 87
  • [23] Software-Controlled Dynamically Swappable Hardware Design in Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [24] Hardware partitioning software for dynamically reconfigurable SoC design
    Brunet, P
    Tanougast, C
    Berviller, Y
    Weber, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 106 - 111
  • [25] Hardware-software co-design of embedded reconfigurable architectures
    Li, YB
    Callahan, T
    Darnell, E
    Harr, R
    Kurkure, U
    Stockwood, J
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 507 - 512
  • [26] Dynamic hardware-software partitioning on reconfigurable system-on-chip
    Waldeck, P
    Bergmann, N
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 102 - 105
  • [27] Peer-to-peer hardware-software interfaces for reconfigurable fabrics
    Budiu, M
    Mishra, M
    Bharambe, AR
    Goldstein, SC
    10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 57 - 66
  • [28] HARDWARE-SOFTWARE COSYNTHESIS FOR DIGITAL-SYSTEMS
    GUPTA, RK
    DEMICHELI, G
    IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (03): : 29 - 41
  • [29] Hardware-software coverification of distributed embedded systems
    Fu, JM
    Chen, SJ
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOL VI, PROCEEDINGS, 1999, : 2995 - 3001
  • [30] Rethinking Hardware-Software Codesign for Exascale Systems
    Shalf, John
    Quinlan, Dan
    Janssen, Curtis
    COMPUTER, 2011, 44 (11) : 22 - 30