Hardware-software bipartitioning for dynamically reconfigurable systems

被引:0
|
作者
Rakhmatov, DN [1 ]
Vrudhula, SBK [1 ]
机构
[1] Univ Arizona, ECE Dept, Ctr Low Power Elect, Tucson, AZ 85721 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The main unique feature of dynamically reconfigurable systems is the ability to time-share the same reconfigurable hardware resources. However, the energy-delay cost associated with reconfiguration must be accounted for during hardware-software partitioning. We propose a method for mapping nodes of an application control flow graph either to software or reconfigurable hardware, explicitly targeting minimization of the energy-delay cost due to both computation and configuration. The addressed problems are energy-delay product minimization, delay-constrained energy minimization, and energy-constrained delay minimization. We show how these problems can be tackled by using network flow techniques, after transforming the original control flow graph into an equivalent network. If there are no constraints, as in the case of the energy-delay product minimization, we are able to generate an optimal solution in polynomial time.
引用
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [1] Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems
    Harkin, J
    McGinnity, TM
    Maguire, LP
    MICROPROCESSORS AND MICROSYSTEMS, 2001, 25 (05) : 263 - 274
  • [2] Seamless hardware-software integration in reconfigurable computing systems
    Vuletic, M
    Pozzi, L
    Ienne, P
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (02): : 102 - 113
  • [3] Dynamically reconfigurable hardware-software architecture for partitioning networking functions on the SoC platform
    Kim, Youngmann
    Park, E. K.
    Tak, Sungwoo
    JOURNAL OF SYSTEMS AND SOFTWARE, 2009, 82 (10) : 1588 - 1599
  • [4] Hardware-software debugging techniques for reconfigurable systems-on-chip
    Talavera, G
    Nollet, V
    Mignolet, JY
    Verkest, D
    Vernalde, S
    Lauwereins, R
    Carrabina, J
    2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 1402 - 1407
  • [5] A hardware/software prototyping environment for dynamically reconfigurable embedded systems
    Fleischmann, J
    Buchenrieder, K
    Kress, R
    HARDWARE/SOFTWARE CODESIGN - SIXTH INTERNATIONAL WORKSHOP PROCEEDINGS, 1998, : 105 - 109
  • [6] Hybrid hardware-software architecture for reconfigurable real-time systems
    Pellizzoni, Rodolfo
    Caccamo, Marco
    PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2008, : 273 - 284
  • [7] Hardware-Software Monitoring Techniques for Dynamic Partial Reconfigurable Embedded Systems
    Wang Xiao-Wei
    Chen Wei-Nan
    Peng Cheng-Lian
    You Hong-jun
    2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 113 - 119
  • [8] Multitasking in hardware-software codesign for reconfigurable computer
    Wiangtong, T
    Cheung, PYK
    Luk, W
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 621 - 624
  • [9] Mixed hardware/software applications on dynamically reconfigurable hardware
    Ferreira, Joao Canas
    Matos, Jose Silva
    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 97 - 100
  • [10] A dynamically constrained genetic algorithm for hardware-software partitioning
    Mudry, Pierre-Andre
    Zufferey, Guillaume
    Tempesti, Gianluca
    GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2006, : 769 - 775