Barrier Synchronization for CELL Multi-Processor Architecture

被引：2
|
作者：
Bai, Shuwei [1 ]
Zhou, Qingguo [1 ]
Zhou, Rui [1 ]
Li, Lian [1 ]
机构：
[1] Lanzhou Univ, SISE, Distributed & Embedded Syst Lab, Lanzhou 730000, Peoples R China
来源：
2008 FIRST IEEE INTERNATIONAL CONFERENCE ON UBI-MEDIA COMPUTING AND WORKSHOPS, PROCEEDINGS | 2008年
关键词：
CELL; barrier synchronization; mailbox; signal notification register;
D O I：
10.1109/UMEDIA.2008.4570882
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Cell microprocessor is a new multi-processors system, which has been used for sonsumer electronics, multimedia decoding/encoding, compress or uncompressing area[3]. One important development technology for multi-processor system is barrier synchronization, which can improve the system performance if the appreciated barrier is adopted Based three different communication mechanisms (mailbox, dma, and signal notification register) offered by CELL system, we implement three kinds of barrier implementation tools on the CELL multi-processor system. In the paper, we will show the implementation of barrier synchronization tools and compare the barriers from three aspects: spu size, performance, and synchronization information capacity.
引用
收藏
页码：155 / 158
页数：4
相关论文
共 50 条
  • [21] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [22] Server-Based Data Push Architecture for Multi-Processor Environments
    Xian-He Sun
    Surendra Byna
    Yong Chen
    Journal of Computer Science and Technology, 2007, 22 : 641 - 652
  • [23] Server-based data push architecture for multi-processor environments
    Sun, Xian-He
    Byna, Surendra
    Chen, Yong
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 22 (05) : 641 - 652
  • [24] Time Synchronization for an Asynchronous Embedded CAN Network on a Multi-Processor System on Chip
    Breaban, Gabriela
    Stuijk, Sander
    Goossens, Kees
    2017 IEEE INTERNATIONAL SYMPOSIUM ON PRECISION CLOCK SYNCHRONIZATION FOR MEASUREMENT, CONTROL, AND COMMUNICATION (ISPCS), 2017, : 18 - 23
  • [25] An Accelerated Architecture Based on GPU and Multi-Processor Design for Fingerprint Recognition
    Ben Ayed, Mossaad
    Elkosantini, Sabeur
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (03) : 337 - 348
  • [26] A Variation Tolerant Architecture for Ultra Low Power Multi-processor Cluster
    Bortolotti, Daniele
    Rossi, Davide
    Bartolini, Andrea
    Benini, Luca
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 32 - 38
  • [27] Server-Based Data Push Architecture for Multi-Processor Environments
    孙贤和
    Surendra Byna
    陈勇
    Journal of Computer Science & Technology, 2007, (05) : 641 - 652
  • [28] A multi-processor control system architecture for a cascaded StatCom with energy storage
    Qian, C
    Crow, ML
    Atcitty, S
    APEC 2004: NINETEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-3, 2004, : 1757 - 1763
  • [29] A consideration of processor utilization on multi-processor system
    Kashiwagi, Koichi
    Higami, Yoshinobu
    Kobayashi, Shin-Ya
    ADVANCES IN INFORMATION PROCESSING AND PROTECTION, 2007, : 383 - 390
  • [30] Processor architecture exploration and synthesis of massively parallel multi-processor accelerators in application to LDPC decoding
    Jan, Yahya
    Jozwiak, Lech
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (02) : 152 - 169
12345