The Dual-Banyan (DB) switch: A high-performance buffered-banyan ATM switch

被引:0
|
作者
Kolias, C
Kleinrock, L
机构
关键词
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Multistage interconnection Networks (MINs) an very popular in ATM switching since they can achieve high-performance switching and an easy to implement and expand dare to their modular design. In this paper we present and describe in detail a high-performance buffered-banyan switch which encompasses multiple input-queueing as its buffering strategy. We call this switching architecture Dual-Banyan switch. Simulation results are given to demonstrate ifs throughput, mean waiting time and cell-loss performance considering different switch and buffer sizes. We further compare it to the simple, single-queue buffered banyan network, assuming, for reasons of fairness, the some total buffer capacity and with respect to uniform and non-uniform traffic patterns.
引用
收藏
页码:770 / 776
页数:7
相关论文
共 50 条