Fault Simulation for Analog Test Coverage

被引:0
|
作者
Sequeira, Jyotsna [1 ]
Natarajan, Suriyaprakash [1 ]
Goteti, Prashant [1 ]
Chaudhary, Nitin [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
关键词
TEST METRICS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A practical fault simulation methodology for analog circuits in mixed-signal designs is presented. The methodology leverages the mixed-signal simulation environment of a product and performs mixed-signal fault simulation of embedded analog circuits. A set of open-circuit and short-circuit faults are extracted with guidance from layout parasitics, and automatically injected in to the netlist. Fault coverage of manufacturing tests on faults in the transmitter of a high speed serial interface design are reported with two different observation criteria. Results indicate the amount of test reduction that can be achieved and the importance of appropriate observation in fault detection.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] TOWARDS AN OPTIMAL FAULT COVERAGE PER TEST.
    Hong, S.J.
    Snyders, W.
    Rice, R.
    IAHS-AISH Publication (International Association of Hydrological Sciences-Association Internationale des Sciences Hydrologiques), 1978, : 208 - 212
  • [42] Using fault injection to increase software test coverage
    Bieman, JM
    Dreilinger, D
    Lin, LJ
    SEVENTH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING, PROCEEDINGS, 1996, : 166 - 174
  • [43] Horizontal diversity in test generation for high fault coverage
    Alamgir, Arbab
    Bin A'Ain, Abu Khari
    Paraman, Norlina
    Sheikh, Usman Ullah
    Grout, Ian
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (06) : 3258 - 3273
  • [44] Fault Coverage-Driven Incremental Test Generation
    Simao, Adenilso
    Petrenko, Alexandre
    COMPUTER JOURNAL, 2010, 53 (09): : 1508 - 1522
  • [45] PSEUDOEXHAUSTIVE TEST PATTERN GENERATOR WITH ENHANCED FAULT COVERAGE
    GOLAN, P
    NOVAK, O
    HLAVICKA, J
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 496 - 500
  • [46] Reconstruction of a functional test sequence for increased fault coverage
    Pomeranz, Irith
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (03): : 91 - 99
  • [47] Test case generation of a protocol by a fault coverage analysis
    Kim, TH
    Hwang, IS
    Jang, MS
    Kang, SW
    Lee, JY
    Lee, SB
    TWELFTH INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN-12), PROCEEDINGS, 1998, : 690 - 695
  • [48] An approach for selection of test points for analog fault diagnosis
    Pinjala, KK
    Kim, BC
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 287 - 294
  • [49] Test Points Selection for Analog Fault Dictionary Techniques
    Chenglin Yang
    Shulin Tian
    Bing Long
    Journal of Electronic Testing, 2009, 25 : 157 - 168
  • [50] ON THE PRODUCTION TEST OF ANALOG CIRCUITS BY STATISTICAL FAULT MODELING
    LINDERMEIR, WM
    GRAEB, HE
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (02): : 64 - 71