共 50 条
- [31] Low-Power Testing for Low-Power Devices 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 261 - 261
- [32] Low- and ultra low-power arithmetic units: Design and comparison 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 249 - 252
- [33] Low-Power Ultrasound Imaging on Mixed FPGA/GPU Systems 2018 JOINT CONFERENCE - ACOUSTICS, 2018, : 42 - 47
- [34] Parallelizing Multimodal Background Modeling on a Low-Power Integrated GPU Journal of Signal Processing Systems, 2017, 88 : 43 - 53
- [35] Parallelizing Multimodal Background Modeling on a Low-Power Integrated GPU JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 88 (01): : 43 - 53
- [36] Low-power macro-cells for pulse code arithmetic Proc IEEE Int Conf Electron Circuits Syst, (289-292):
- [37] Glitch-conscious low-power design of arithmetic circuits 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 281 - 284
- [39] Design of A Low-Power RNS-Enhanced Arithmetic Unit 2016 IEEE 7TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2016, : 151 - 154
- [40] Low-power distributed arithmetic architectures using non-uniform memory partitioning ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 470 - 473