共 50 条
- [1] A low-power vector processor using logarithmic arithmetic for handheld 3D graphics systems ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 232 - 235
- [2] Logarithmic number system for low-power arithmetic INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 285 - 294
- [3] Logarithmic Arithmetic for Low-Power Adaptive Control Systems Circuits, Systems, and Signal Processing, 2017, 36 : 3564 - 3584
- [7] Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels 22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 51 - +
- [9] A low-power unified arithmetic unit for programmable handheld 3-D graphics systems PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 535 - 538
- [10] Low-power FIR digital filters using residue arithmetic THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 739 - 743