Efficient scheduling of behavioural descriptions in high-level synthesis

被引:4
|
作者
Kollig, P
AlHashimi, BM
Abbott, KM
机构
[1] Staffordshire Univ, Stafford
来源
关键词
high level synthesis;
D O I
10.1049/ip-cdt:19971121
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new heuristic scheduling algorithm for time constrained datapath synthesis is described. The algorithm is based on the distribution graph concept where a least mean square error function is used to schedule operations in sequence, resulting in a computationally efficient solution with the capability of including other high-level synthesis features such as register cost without significant increase in execution time. This new proposed method contrasts with previously published algorithms where the influence of all operations on the schedule is first evaluated before the most appropriate operation is selected and scheduled. An important feature of the presented algorithm is its ability to solve different scheduling problems, including conditional statements, multicycled functional units and structural pipelining. To illustrate the efficiency of the algorithm a set of benchmark examples has been synthesised and compared. It has been shown that the new algorithm produces high quality solutions when compared to other heuristic algorithms, Furthermore, it is simple to implement and computationally efficient, with execution times increasing approximately linearly with increasing time constraints allowing complex designs to be synthesised in an acceptable timescale. As an example, it takes < 30 s to obtain an optimal schedule for the discrete cosine transform when the time constraint of a maximum 36 control steps is imposed.
引用
收藏
页码:75 / 82
页数:8
相关论文
共 50 条
  • [31] A formal verification method of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
  • [32] Integrated scheduling and allocation of high-level test synthesis
    Yang, TR
    Peng, Z
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 81 - 87
  • [33] The integrated scheduling and allocation of high-level test synthesis
    Yang, TR
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (01): : 145 - 158
  • [34] Behavioural transformation to improve circuit performance in high-level synthesis
    Ruiz-Sautua, R
    Molina, MC
    Mendías, JM
    Hermida, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1252 - 1257
  • [35] Efficient Translation Validation of High-Level Synthesis
    Li, Tun
    Guo, Yang
    Liu, Wanwei
    Ma, Chiyuan
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 516 - 522
  • [36] Bit-level allocation for low power in behavioural high-level synthesis
    Molina, MC
    Sautua, RR
    Mendías, JM
    Hermida, R
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 617 - 627
  • [37] Cost-Efficient Scheduling in High-Level Synthesis for Soft-Error Vulnerability Mitigation
    Hara-Azumi, Yuko
    Tomiyama, Hiroyuki
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 502 - 507
  • [38] Memory exploration utilizing scheduling effects in high-level synthesis
    Seo, J
    Kim, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 73 - 76
  • [39] Bitwidth-aware scheduling and binding in high-level synthesis
    Cong, Jason
    Fan, Yiping
    Han, Guoling
    Lin, Yizhou
    Xui, Junjuan
    Zhang, Zhiru
    Cheng, Xu
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 856 - 861
  • [40] ILP-based Modulo Scheduling for High-level Synthesis
    Oppermann, Julian
    Koch, Andreas
    Reuter-Oppermann, Melanie
    Sinnen, Oliver
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,