共 50 条
- [31] A formal verification method of scheduling in high-level synthesis ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
- [32] Integrated scheduling and allocation of high-level test synthesis ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 81 - 87
- [33] The integrated scheduling and allocation of high-level test synthesis IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (01): : 145 - 158
- [34] Behavioural transformation to improve circuit performance in high-level synthesis DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1252 - 1257
- [35] Efficient Translation Validation of High-Level Synthesis PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 516 - 522
- [36] Bit-level allocation for low power in behavioural high-level synthesis INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 617 - 627
- [37] Cost-Efficient Scheduling in High-Level Synthesis for Soft-Error Vulnerability Mitigation PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 502 - 507
- [38] Memory exploration utilizing scheduling effects in high-level synthesis 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 73 - 76
- [39] Bitwidth-aware scheduling and binding in high-level synthesis ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 856 - 861
- [40] ILP-based Modulo Scheduling for High-level Synthesis 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,