Efficient scheduling of behavioural descriptions in high-level synthesis

被引:4
|
作者
Kollig, P
AlHashimi, BM
Abbott, KM
机构
[1] Staffordshire Univ, Stafford
来源
关键词
high level synthesis;
D O I
10.1049/ip-cdt:19971121
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new heuristic scheduling algorithm for time constrained datapath synthesis is described. The algorithm is based on the distribution graph concept where a least mean square error function is used to schedule operations in sequence, resulting in a computationally efficient solution with the capability of including other high-level synthesis features such as register cost without significant increase in execution time. This new proposed method contrasts with previously published algorithms where the influence of all operations on the schedule is first evaluated before the most appropriate operation is selected and scheduled. An important feature of the presented algorithm is its ability to solve different scheduling problems, including conditional statements, multicycled functional units and structural pipelining. To illustrate the efficiency of the algorithm a set of benchmark examples has been synthesised and compared. It has been shown that the new algorithm produces high quality solutions when compared to other heuristic algorithms, Furthermore, it is simple to implement and computationally efficient, with execution times increasing approximately linearly with increasing time constraints allowing complex designs to be synthesised in an acceptable timescale. As an example, it takes < 30 s to obtain an optimal schedule for the discrete cosine transform when the time constraint of a maximum 36 control steps is imposed.
引用
收藏
页码:75 / 82
页数:8
相关论文
共 50 条
  • [1] FAMOS - AN EFFICIENT SCHEDULING ALGORITHM FOR HIGH-LEVEL SYNTHESIS
    PARK, IC
    KYUNG, CM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (10) : 1437 - 1448
  • [2] Efficient scheduling of conditional behaviors for high-level synthesis
    Kountouris, AA
    Wolinski, C
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (03) : 380 - 412
  • [3] Efficient verification of scheduling, allocation and binding in high-level synthesis
    Mendías, JM
    Hermida, R
    Molina, MC
    Peñalba, O
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 308 - 315
  • [4] Probabilistic Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Wickerson, John
    Constantinides, George A.
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203
  • [5] Net scheduling in high-level synthesis
    Prihozhy, A
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 26 - 35
  • [6] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [7] An efficient list-based scheduling algorithm for high-level synthesis
    Sllame, AM
    Drabek, V
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 316 - 323
  • [8] An efficient algorithm to integrate scheduling and allocation in high-level test synthesis
    Yang, TR
    Peng, Z
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 74 - 81
  • [9] High-level synthesis from purely behavioral descriptions
    Youssef, H
    Sait, SM
    AlMulhelm, AS
    Benten, MST
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1996, 11 (05): : 259 - 273
  • [10] Area-Efficient Memory Scheduling for Dynamically Scheduled High-Level Synthesis
    He, Xuefei
    Cheng, Jianyi
    Constantinides, George A.
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 242 - 245