A Low-Power VLSI architecture for Intra and Inter prediction in H.264

被引：0
|
作者：
Koziri, Maria G. [1 ]
Stamoulis, George I. [1 ]
Katsvounidis, Ioannis X.
机构：
[1] Univ Thessaloniki, Dept Comp & Commun Engn, Glavani 37, GR-38221 Bolos, Greece
来源：
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The H.264 video coding standard can achieve considerably higher coding efficiency than previous standards. The keys to this high code efficiency are mainly the two prediction modes (Intra & Inter) provided by the standard. Unfortunately these come at a cost in considerable increased complexity at the encoder. Therefore it is of high importance to design architectures that minimize the cost of the prediction modes. One computational element that is met in both, Inter and Intra Prediction modes, is that of the Sum of Absolute Differences (SAD). In this paper we present a new algorithm that can replace SAD in the two main Prediction Modes, and which can provide a more efficient hardware implementation.
引用
收藏
页码：109 / +
页数：2
相关论文
共 50 条
  • [21] An efficient hardware architecture for H.264 intra prediction algorithm
    Sahin, Esra
    Hamzaoglu, Ilker
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 183 - 188
  • [22] A Low-Power VLSI Implementation for Variable Block Size Motion Estimation in H.264/AVC
    Li, Peng
    Tang, Hua
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2972 - 2975
  • [23] Adaptive inter-channel prediction for intra prediction error in H.264
    Kato H.
    Naito S.
    Sakazawa S.
    Matsumoto S.
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2010, 64 (11): : 1711 - 1717
  • [24] Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC
    Huang, Han-Jung
    Fan, Chih-Peng
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1336 - +
  • [25] VLSI Implementation of a Fast Intra Prediction Algorithm for H.264/AVC Encoding
    Shi, Youhua
    Tokumitsu, Kenta
    Togawa, Nozomu
    Yanagisawa, Masao
    Ohtsuki, Tatsuo
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1139 - 1142
  • [26] Low-power high-throughput deblocking filter architecture for H.264/AVC
    Ta, NamThang
    Youn, JinSeon
    Kim, HuiGon
    Choi, JunRim
    Han, Seung-Soo
    ICECT: 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC COMPUTER TECHNOLOGY, PROCEEDINGS, 2009, : 627 - +
  • [27] Data hiding in inter and intra prediction modes of H.264/AVC
    Liu, Chia-Hsiung
    Chen, Oscal T-C.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3025 - 3028
  • [28] A VLSI Architecture Design of an Edge Based Fast Intra Prediction Mode Decision Algorithm for H.264/AVC
    Li, Shen
    Wei, Xianghui
    Ikenaga, Takeshi
    Goto, Satoshi
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 20 - 24
  • [29] A high-performance VLSI architecture for intra prediction and mode decision in H.264/AVC video encoding
    Kao, Yu-Chien
    Kuo, Huang-Chih
    Lin, Yin-Tzu
    Hou, Chia-Wen
    Li, Yi-Hsien
    Huang, Hao-Tin
    Lin, Youn-Long
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 562 - +
  • [30] A Computation and Power Reduction Technique for H.264 Intra Prediction
    Adibelli, Yusuf
    Parlak, Mustafa
    Hamzaoglu, Ilker
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 753 - 760
12345