Conversion of Artificial Recurrent Neural Networks to Spiking Neural Networks for Low-power Neuromorphic Hardware

被引:0
|
作者
Diehl, Peter U. [1 ,2 ]
Zarrella, Guido [3 ]
Cassidy, Andrew [4 ]
Pedroni, Bruno U. [5 ]
Neftci, Emre [5 ,6 ]
机构
[1] Swiss Fed Inst Technol, Inst Neuroinformat, Zurich, Switzerland
[2] Univ Zurich, CH-8006 Zurich, Switzerland
[3] Mitre Corp, Burlington Rd, Bedford, MA 01730 USA
[4] IBM Res Almaden, San Jose, CA USA
[5] Univ Calif San Diego, Inst Neural Computat, La Jolla, CA USA
[6] UC Irvine, Dept Cognit Sci, Irvine, CA USA
关键词
DEEP;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In recent years the field of neuromorphic low-power systems gained significant momentum, spurring brain-inspired hardware systems which operate on principles that are fundamentally different from standard digital computers and thereby consume orders of magnitude less power. However, their wider use is still hindered by the lack of algorithms that can harness the strengths of such architectures. While neuromorphic adaptations of representation learning algorithms are now emerging, the efficient processing of temporal sequences or variable length-inputs remains difficult, partly due to challenges in representing and configuring the dynamics of spiking neural networks. Recurrent neural networks (RNN) are widely used in machine learning to solve a variety of sequence learning tasks. In this work we present a train-and constrain methodology that enables the mapping of machine learned (Elman) RNNs on a substrate of spiking neurons, while being compatible with the capabilities of current and near-future neuromorphic systems. This "train-and-constrain" method consists of first training RNNs using backpropagation through time, then discretizing the weights and finally converting them to spiking RNNs by matching the responses of artificial neurons with those of the spiking neurons. We demonstrate our approach by mapping a natural language processing task (question classification), where we demonstrate the entire mapping process of the recurrent layer of the network on IBM's Neurosynaptic System TrueNorth, a spike-based digital neuromorphic hardware architecture. TrueNorth imposes specific constraints on connectivity, neural and synaptic parameters. To satisfy these constraints, it was necessary to discretize the synaptic weights to 16 levels, discretize the neural activities to 16 levels, and to limit fan-in to 64 inputs. Surprisingly, we find that short synaptic delays are sufficient to implement the dynamic (temporal) aspect of the RNN in the question classification task. Furthermore we observed that the discretization of the neural activities is beneficial to our train-and-constrain approach. The hardware-constrained model achieved 74% accuracy in question classification while using less than 0.025% of the cores on one TrueNorth chip, resulting in an estimated power consumption of approximate to 17 mu W
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Low-power synapse/neuron cell for artificial neural networks
    Division of Circuits and Systems, Sch. Elec. Electron. Eng., N., Singapore, Singapore
    不详
    Microelectron J, 12 (1261-1264):
  • [32] A low-power synapse/neuron cell for artificial neural networks
    Lau, KT
    Lee, ST
    Chan, PK
    MICROELECTRONICS JOURNAL, 1999, 30 (12) : 1261 - 1264
  • [33] LOW-POWER BUILDING-BLOCK FOR ARTIFICIAL NEURAL NETWORKS
    LEE, ST
    LAU, KT
    ELECTRONICS LETTERS, 1995, 31 (19) : 1618 - 1619
  • [34] Neuromorphic Architectures for Spiking Deep Neural Networks
    Indiveri, Giacomo
    Corradi, Federico
    Qiao, Ning
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [35] A Low-Power Hardware Architecture for On-Line Supervised Learning in Multi-Layer Spiking Neural Networks
    Zheng, Nan
    Mazumder, Pinaki
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [36] Low-Power Real-Time Sequential Processing with Spiking Neural Networks
    Liyanagedera, Chamika Mihiranga
    Nagaraj, Manish
    Ponghiran, Wachirawit
    Roy, Kaushik
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [37] An FPGA Implementation of Deep Spiking Neural Networks for Low-Power and Fast Classification
    Ju, Xiping
    Fang, Biao
    Yan, Rui
    Xu, Xiaoliang
    Tang, Huajin
    NEURAL COMPUTATION, 2020, 32 (01) : 182 - 204
  • [38] Low Latency Conversion of Artificial Neural Network Models to Rate-Encoded Spiking Neural Networks
    Yan, Zhanglu
    Tang, Kaiwen
    Zhou, Jun
    Wong, Weng-Fai
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2025,
  • [39] Online Adaptation and Energy Minimization for Hardware Recurrent Spiking Neural Networks
    Liu, Yu
    Jin, Yingyezhe
    Li, Peng
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (01)
  • [40] Low Cost Interconnected Architecture for the Hardware Spiking Neural Networks
    Luo, Yuling
    Wan, Lei
    Liu, Junxiu
    Harkin, Jim
    McDaid, Liam
    Cao, Yi
    Ding, Xuemei
    FRONTIERS IN NEUROSCIENCE, 2018, 12