共 50 条
- [31] TAPPED ANALOG DELAY IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1976, 12 (02): : 118 - 125
- [32] An analog leaf cell for analog circuit design 2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 11 - 12
- [34] Accurate Estimation of Circuit Delay Variance with Limited Monte Carlo Simulations Using Bayesian Inference 2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 195 - 200
- [35] Highly-accurate propagation delay analytical model of an RC-circuit with a ramp input 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 667 - 670
- [36] Delay Calibration Circuit for Delay Lines 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 850 - 853
- [37] AIDA-PEx: Accurate Parasitic Extraction for Layout-Aware Analog Integrated Circuit Sizing 2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 129 - 132
- [38] An active analog delay and the delay reference loop 2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 17 - 20
- [39] ACCURATE JOSEPHSON JUNCTION ANALOG REVIEW OF SCIENTIFIC INSTRUMENTS, 1978, 49 (04): : 486 - 490