Research on the reconfigurable image processing system

被引:3
|
作者
Li, Chang-le [1 ]
Fan, Ji-zhuang [1 ]
Zhao, Jie [1 ]
机构
[1] Harbin Inst Technol, State Key Lab Robot & Syst, Harbin 150080, Heilongjiang, Peoples R China
关键词
D O I
10.1109/IITA.2008.271
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In view of problems of the processing performance and system flexibility for the current image processing system, propose an image processing system using reconfigurable technology. Studying on the theory of dynamic reconfigurable technology and the feature of reconfigurable system, analyzing the existent problem at present in the image processing system, making the use feature of multi-reconfiguration for FPGA ( Field Programmable Gate Array) design the reconfigurable image processing system. On the basis of research on the distribute algorithm and the theory of the reconfigurable algorithm, complete the image processing algorithm which can be time-sharing reconfiguration. Implement the LoG (Laplacian of Gaussian) operator and Sobel operator in FPGA, and verify the feasibility and flexibility of system design.
引用
收藏
页码:284 / 288
页数:5
相关论文
共 50 条
  • [21] ReconfigISP: Reconfigurable Camera Image Processing Pipeline
    Yu, Ke
    Li, Zexian
    Peng, Yue
    Loy, Chen Change
    Gu, Jinwei
    2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), 2021, : 4228 - 4237
  • [22] Compiling image processing applications to reconfigurable hardware
    Rinker, R
    Hammes, J
    Najjar, WA
    Böhm, W
    Draper, B
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 56 - 65
  • [23] Reconfigurable hardware for real time image processing
    Kessal, L
    Demigny, D
    Boudouani, N
    Bourguiba, R
    2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2000, : 110 - 113
  • [24] Using reconfigurable computers for DSP image processing
    Taher, Mohamed
    El-Ghazawi, Tarek
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 55 - +
  • [25] A Programmable and Reconfigurable Core for Binary Image Processing
    Dalloo, Ayad
    Garcia-Ortiz, Alberto
    2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
  • [26] Real time image processing with reconfigurable hardware
    Vega-Rodríguez, MA
    Sánchez-Pérez, JM
    Gómez-Pulido, JA
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 213 - 216
  • [27] UltraSONIC: A reconfigurable architecture for video image processing
    Haynes, SD
    Epsom, HG
    Cooper, RJ
    McAlpine, PL
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 482 - 491
  • [28] Reconfigurable Morphological Processor for Grayscale Image Processing
    Zhang, Bin
    ELECTRONICS, 2021, 10 (19)
  • [29] Research of the Reconfigurable Cross-Platform Computing System for the Digital Signal Processing
    Martyshkin, A., I
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2019, 12 (05): : 376 - 385
  • [30] AN IMAGE FILING SYSTEM FOR THE IMPLEMENTATION OF IMAGE-PROCESSING ALGORITHMS IN A RESEARCH ENVIRONMENT
    LEAVITT, MB
    NEWELL, JB
    COMPUTERS AND BIOMEDICAL RESEARCH, 1988, 21 (02): : 174 - 185