A statistical fault coverage metric for realistic path delay faults

被引:0
|
作者
Qiu, WQ [1 ]
Lu, X [1 ]
Wang, J [1 ]
Li, Z [1 ]
Walker, DMH [1 ]
Shi, WP [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The path delay fault model is the most realistic model for delay faults. Testing all the paths in a circuit achieves 100% delay fault coverage according to traditional path delay fault coverage metrics. These metrics result in unrealistically low fault coverage if only a subset of paths is tested, and the real test quality is not reflected. For example, the traditional path delay fault coverage of any practical test for circuit c6288 is close to 0 because this circuit has an exponential number of paths. In this paper, a statistical and realistic path delay fault coverage metric is presented. Then the quality of several existing test sets (path selection methods) is evaluated in terms of local and global delay faults using this metric, in comparison with the transition fault and traditional path delay fault coverage metrics.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [21] Nonenumerative path delay fault coverage estimation with optimal algorithms
    Kagaris, D
    Tragoudas, S
    Karayiannis, D
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 366 - 371
  • [22] Improving a nonenumerative method to estimate path delay fault coverage
    Heragu, K
    Agrawal, VD
    Bushnell, ML
    Patel, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 759 - 762
  • [23] Statistical delay fault coverage estimation for synchronous sequential circuits
    Intel Corp, Folsom, United States
    J Electron Test Theory Appl JETTA, 3 (239-254):
  • [24] Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits
    Lakshminarayana Pappu
    Michael L. Bushnell
    Vishwani D. Agrawal
    Srinivas Mandyam-Komar
    Journal of Electronic Testing, 1998, 12 : 239 - 254
  • [25] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [26] Modeling and analysis of path delay faults in VLSI circuits: A statistical approach
    Hamad, M
    Cherri, AK
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 587 - 590
  • [27] A statistical methodology for modeling and analysis of path delay faults in VLSI circuits
    Hamad, M
    Al-Arian, S
    Landis, D
    COMPUTERS & ELECTRICAL ENGINEERING, 1997, 23 (05) : 319 - 328
  • [28] REDUCING CORRELATION TO IMPROVE COVERAGE OF DELAY FAULTS IN SCAN-PATH DESIGN
    MAO, WW
    CILETTI, MD
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (05) : 638 - 646
  • [29] Static variable ordering in ZBDDs for path delay fault coverage calculation
    Kocan, F
    Gunes, M
    Thornton, MA
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 497 - 500
  • [30] On-line pruning of ZBDD for path delay fault coverage calculation
    Kocan, F
    Gunes, MH
    Kurt, A
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (07) : 1381 - 1388