Matrix multiplication and universal scalability of the time on the Intel Scalable processors

被引：1

作者：

Russkov, Alexander ^{[1
]}

Shchur, Lev ^{[2
,3
]}

机构：

[1] Sci Ctr Chernogolovka, Chernogolovka 142432, Russia

[2] Natl Res Univ Higher Sch Econ, Moscow 101000, Russia

[3] Landau Inst Theoret Phys, Chernogolovka 142432, Russia

来源：

INTERNATIONAL CONFERENCE ON COMPUTER SIMULATION IN PHYSICS AND BEYOND | 2019年 / 1163卷

关键词：

D O I：

10.1088/1742-6596/1163/1/012079

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Matrix multiplication is one of the core operations in many areas of scientific computing. We present the results of the experiments with the matrix multiplication of the big size comparable with the big size of the onboard memory, which is 1.5 terabyte in our case. We run experiments on the computing board with two sockets and with two Intel Xeon Platinum 8164 processors, each with 26 cores and with multi-threading. The most interesting result of our study is the observation of the perfect scalability law of the matrix multiplication, and of the universality of this law.

引用

页数：5

共 50 条

[31] Accelerating the General Band Matrix Multiplication Using Graphics Processors
Benner, Peter
Remon, Alfredo
Dufrechou, Ernesto
Ezzatti, Pablo
Quintana-Orti, Enrique S.
PROCEEDINGS OF THE 2014 XL LATIN AMERICAN COMPUTING CONFERENCE (CLEI), 2014,
[32] An Analytical Model for Matrix Multiplication on Many Threaded Vector Processors
Wang, Yongwen
Gao, Jun
Sui, Bingcai
Zhang, Chengyi
Xu, Weixia
COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2014, 2015, 491 : 12 - 19
[33] An implementation of matrix-matrix multiplication on the Intel KNL processor with AVX-512
Lim, Roktaek
Lee, Yeongha
Kim, Raehyun
Choi, Jaeyoung
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2018, 21 (04): : 1785 - 1795
[34] Memory performance and scalability of Intel's and AMD's dual-core processors: A case study
Peng, Lu
Peir, Jih-Kwon
Prakash, Tribuvan K.
Chen, Yen-Kuang
Koppelman, David
2007 IEEE INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE, VOLS 1 AND 2, 2007, : 55 - +
[35] Performance Evaluation of Sparse Matrix Multiplication Kernels on Intel Xeon Phi
Saule, Erik
Kaya, Kamer
Catalyuerek, Uemit V.
PARALLEL PROCESSING AND APPLIED MATHEMATICS (PPAM 2013), PT I, 2014, 8384 : 559 - 570
[36] Scalable boolean matrix multiplication with applications on optical buses
Li, KQ
PROCEEDINGS OF THE FIFTH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1 AND 2, 2000, : 407 - 410
[37] Proposing a Fast and Scalable Systolic Array for Matrix Multiplication
Asgari, Bahar
Hadidi, Ramyad
Kim, Hyesoon
28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 204 - 204
[38] An Efficient Hardware Design Tool for Scalable Matrix Multiplication
Aslan, Semih
Desmouliers, Christophe
Oruklu, Erdal
Saniie, Jafar
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1262 - 1265
[39] Scalable matrix multiplication algorithm for IRAM architecture machine
Vesztergombi, G
Odor, G
Rohrbach, F
Varga, G
PROCEEDINGS OF THE SIXTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING - PDP '98, 1998, : 367 - 372
[40] Efficient Sparse Matrix-Vector Multiplication on Intel PIUMA Architecture
Aananthakrishnan, Sriram
Pawlowski, Robert
Fryman, Joshua
Hur, Ibrahim
2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,

← 1 2 3 4 5 →