Matrix multiplication and universal scalability of the time on the Intel Scalable processors

被引:1
|
作者
Russkov, Alexander [1 ]
Shchur, Lev [2 ,3 ]
机构
[1] Sci Ctr Chernogolovka, Chernogolovka 142432, Russia
[2] Natl Res Univ Higher Sch Econ, Moscow 101000, Russia
[3] Landau Inst Theoret Phys, Chernogolovka 142432, Russia
关键词
D O I
10.1088/1742-6596/1163/1/012079
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Matrix multiplication is one of the core operations in many areas of scientific computing. We present the results of the experiments with the matrix multiplication of the big size comparable with the big size of the onboard memory, which is 1.5 terabyte in our case. We run experiments on the computing board with two sockets and with two Intel Xeon Platinum 8164 processors, each with 26 cores and with multi-threading. The most interesting result of our study is the observation of the perfect scalability law of the matrix multiplication, and of the universality of this law.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Evaluating performance of Parallel Matrix Multiplication Routine on Intel KNL and Xeon Scalable Processors
    Thi My Tuyen Nguyen
    Park, Yoosang
    Choi, Jaeyoung
    Kim, Raehyun
    2020 IEEE INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING AND SELF-ORGANIZING SYSTEMS COMPANION (ACSOS-C 2020), 2020, : 42 - 47
  • [2] SUMMA: Scalable universal matrix multiplication algorithm
    VanDeGeijn, RA
    Watts, J
    CONCURRENCY-PRACTICE AND EXPERIENCE, 1997, 9 (04): : 255 - 274
  • [3] Improving blocked matrix-matrix multiplication routine by utilizing AVX-512 instructions on intel knights landing and xeon scalable processors
    Park, Yoosang
    Kim, Raehyun
    Nguyen, Thi My Tuyen
    Choi, Jaeyoung
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2023, 26 (05): : 2539 - 2549
  • [4] Improving blocked matrix-matrix multiplication routine by utilizing AVX-512 instructions on intel knights landing and xeon scalable processors
    Yoosang Park
    Raehyun Kim
    Thi My Tuyen Nguyen
    Jaeyoung Choi
    Cluster Computing, 2023, 26 : 2539 - 2549
  • [5] Cache Optimization and Performance Modeling of Batched, Small, and Rectangular Matrix Multiplication on Intel, AMD, and Fujitsu Processors
    Deshmukh, Sameer
    Yokota, Rio
    Bosilca, George
    ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2023, 49 (03):
  • [6] Degree of scalability: scalable reconfigurable mesh algorithms for multiple addition and matrix-vector multiplication
    Vaidyanathan, R
    Trahan, JL
    Lu, CM
    PARALLEL COMPUTING, 2003, 29 (01) : 95 - 109
  • [7] ON MATRIX MULTIPLICATION USING ARRAY PROCESSORS
    VARMAN, PJ
    RAMAKRISHNAN, IV
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 194 : 487 - 496
  • [8] Matrix multiplication on two interconnected processors
    Becker, Brett A.
    Lastovetsky, Alexey
    2006 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, VOLS 1 AND 2, 2006, : 593 - +
  • [9] Bit Matrix Multiplication in Commodity Processors
    Hilewitz, Yedidya
    Lauradoux, Cedric
    Lee, Ruby B.
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 7 - 12
  • [10] Optimization of Matrix-Matrix Multiplication Algorithm for Matrix-Panel Multiplication on Intel KNL
    Rizwan, Muhammad
    Jung, Enoch
    Park, Yoosang
    Choi, Jaeyoung
    Kim, Yoonhee
    2022 IEEE/ACS 19TH INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2022,