An Obfuscated Hardwired Sequence Control System Generated by High Level Synthesis

被引：0

作者：

Ishigaki, Yoshiki ^{[1
]}

Fujieda, Naoki ^{[1
]}

Matsuoka, Yuumi ^{[1
]}

Uyama, Kazuki ^{[1
]}

Ichikawa, Shuichi ^{[1
]}

机构：

[1] Toyohashi Univ Technol, Dept Elect & Elect Informat Engn, Toyohashi, Aichi, Japan

来源：

2017 FIFTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR) | 2017年

关键词：

D O I：

10.1109/CANDAR.2017.29

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The intellectual property and the security of sequence control systems can be protected by implementing control software as logic circuit. This study examines the use of a commercial High Level Synthesis (HLS) tool to generate the hardwired sequence control obfuscated by opaque predicates. HLS is applied to C codes converted from PLC instructions. For comparison, a traditional method that directly generates HDL is also implemented. The increase of the logic elements with obfuscation using the HLS was almost proportional to the number of bogus instructions. The estimated operating frequency ranged from 89% to 102% of the original system.

引用

页码：323 / 325

页数：3

共 50 条

[41] High-level synthesis system (HLDESA) for processor arrays
Merker, R
INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING - PARELEC 2000, PROCEEDINGS, 2000, : 89 - 93
[42] A high level synthesis system for VLSI image processing applications
Verdier, FS
Zavidovique, B
VLSI DESIGN, 1998, 7 (04) : 321 - 336
[43] HIGH-LEVEL SYNTHESIS AND GENERATING FPGAS WITH THE BEDROC SYSTEM
LEESER, M
CHAPMAN, R
AAGAARD, M
LINDERMAN, M
MEIER, S
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 191 - 214
[44] A NEW SYSTEM FOR THE SYNTHESIS OF HIGH LEVELS OF HBsAg SEQUENCE IN Escherichia coli
敖世洲
丁晓华
周翊钟
李载平
Science China Chemistry, 1985, (12) : 1291 - 1298
[45] High-level synthesis in latency insensitive system methodology
Bomel, P
Abdelli, N
Martin, E
Fouilliart, AM
Boutillon, E
Kajfasz, P
DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 96 - 101
[46] Trace-Based Automated Logical Debugging for High-Level Synthesis Generated Circuits
Fezzardi, Pietro
Castellana, Michele
Ferrandi, Fabrizio
2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 251 - 258
[47] A real-time sequence control system for the level production of the automobile assembly line
Choi, W
Shin, H
COMPUTERS & INDUSTRIAL ENGINEERING, 1997, 33 (3-4) : 769 - 772
[48] System-Level FPGA Device Driver with High-Level Synthesis Support
Vipin, Eizhemat
Shreejith, Shanker
Gunasekera, Dulitha
Fahmy, Suhaib A.
Kapre, Nachiket
PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 128 - 135
[49] Compositional System-Level Design Exploration with Planning of High-Level Synthesis
Liu, Hung-Yi
Petracca, Michele
Carloni, Luca P.
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 641 - 646
[50] System-level veri cation on high-level synthesis of dataflow graph
Chiang, Tsung-Hsi
Dung, Lan-Rong
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 807 - +

← 1 2 3 4 5 →