An Obfuscated Hardwired Sequence Control System Generated by High Level Synthesis

被引：0
|
作者：
Ishigaki, Yoshiki [1 ]
Fujieda, Naoki [1 ]
Matsuoka, Yuumi [1 ]
Uyama, Kazuki [1 ]
Ichikawa, Shuichi [1 ]
机构：
[1] Toyohashi Univ Technol, Dept Elect & Elect Informat Engn, Toyohashi, Aichi, Japan
来源：
2017 FIFTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR) | 2017年
关键词：
D O I：
10.1109/CANDAR.2017.29
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The intellectual property and the security of sequence control systems can be protected by implementing control software as logic circuit. This study examines the use of a commercial High Level Synthesis (HLS) tool to generate the hardwired sequence control obfuscated by opaque predicates. HLS is applied to C codes converted from PLC instructions. For comparison, a traditional method that directly generates HDL is also implemented. The increase of the logic elements with obfuscation using the HLS was almost proportional to the number of bogus instructions. The estimated operating frequency ranged from 89% to 102% of the original system.
引用
收藏
页码：323 / 325
页数：3
相关论文
共 50 条
  • [1] Evaluation of the hardwired sequence control system generated by high-level synthesis
    Fujieda, Naoki
    Ichikawa, Shuichi
    Ishigaki, Yoshiki
    Tanaka, Tasuku
    2017 IEEE 26TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2017, : 1261 - 1267
  • [2] High-Level Synthesis of Key Based Obfuscated RTL Datapaths
    Islam, Sheikh Ariful
    Katkoori, Srinivas
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 407 - 412
  • [3] DESIGN CONTROL IN A HIGH-LEVEL SYNTHESIS SYSTEM
    MOZOS, D
    SEPTIEN, J
    TIRADO, F
    HERMIDA, R
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 93 - 96
  • [4] Improved In-System Debugging of High Level Synthesis Generated FPGA Circuits
    Murali, A.
    Kishore, K. Hari
    Trinadha, A.
    Tripathy, Saswat
    Rao, P. Dhanunjaya
    COMPUTER COMMUNICATION, NETWORKING AND INTERNET SECURITY, 2017, 5 : 513 - 519
  • [5] High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging
    Islam, Sheikh Ariful
    Sah, Love Kumar
    Katkoori, Srinivas
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2021, 26 (01)
  • [6] PROGRAMMABLE AND HARDWIRED SYNTHESIS OF DISCRETE FUNCTIONS .1. ONE LEVEL ADDRESSING NETWORKS
    THAYSE, A
    PHILIPS JOURNAL OF RESEARCH, 1981, 36 (01) : 40 - 73
  • [7] Global Control and Storage Synthesis for a System Level Synthesis Approach
    Li, Shuo
    Farahini, Nasim
    Hemani, Ahmed
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 239 - 239
  • [8] DIADES - A HIGH-LEVEL SYNTHESIS SYSTEM
    PERKOWSKI, M
    SMITH, D
    DRISCOLL, M
    LIU, J
    BROWN, J
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1895 - 1898
  • [9] An enhancement of the random sequence 3-level obfuscated algorithm for protecting agents against malicious hosts
    Abu Bakar, Kamalrulnizam
    Doherty, Bernard S.
    INTERNATIONAL JOURNAL OF COMPUTERS COMMUNICATIONS & CONTROL, 2007, 2 (02) : 159 - 173
  • [10] Protecting Ownership of Reusable IP Core Generated during High Level Synthesis
    Kachave, Deepak
    Sengupta, Anirban
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 80 - 82
12345