Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit

被引：0

作者：

Enomoto, Tadayoshi ^{[1
]}

Kobayashi, Nobuaki ^{[1
]}

机构：

[1] Chuo Univ, Tokyo 1128551, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 04期

关键词：

clocks; CMOS digital circuits; power consumption; SPICE; DIVISION;

D O I：

10.1587/transele.E92.C.409

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (P-AT) and leakage power (P-ST), while maintaining the speed of a CMOS SR circuit. Using these techniques, a 90-nm CMOS LSI was fabricated. The P-AT of the new SR circuit at a clock frequency (f(c)) of 490 MHz and a Supply voltage (V-DD) of 0.75 V was 104.1 mu W, i.e., 21.6% that (482.3 mu W) of a conventional SR circuit. The PST of the new SR circuit was markedly reduced to 19.51 nW, which was only 1.69% that (1, 153 nW) of the conventional SR circuit.

引用

页码：409 / 416

页数：8

共 50 条

[31] A novel low offset low power CMOS dynamic comparator
Priyesh P. Gandhi
N. M. Devashrayee
Analog Integrated Circuits and Signal Processing, 2018, 96 : 147 - 158
[32] Design on CMOS Integrated Circuit of Low Power Consumption
Qian, Fengwen
2018 7TH INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS AND COMPUTER SCIENCE (ICAMCS 2018), 2019, : 298 - 302
[33] CMOS voltage interface circuit for low power systems
Kursun, V
Secareanu, RM
Friedman, EG
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 667 - 670
[34] Optimal circuit design for low power CMOS GSI
Bhavnagarwala, AJ
De, VK
Austin, B
Meindl, JD
NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 313 - 316
[35] A CMOS adiabatic logic for low power circuit design
Song, HS
Kang, JK
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 348 - 351
[36] Low power oriented CMOS circuit optimization protocol
Verle, A
Michel, X
Azemard, N
Maurine, P
Auvergne, D
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 640 - 645
[37] Low power CMOS dynamic latch comparators
Uthaichana, P
Leelarasmee, E
IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 605 - 608
[38] Low power dynamic circuit for power efficient bit lines
Asyaei, Mohammad
Ebrahimi, Emad
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 83 : 204 - 212
[39] Square-root cubature Kalman filter based power system dynamic state estimation
Basetti, Vedik
Chandel, Ashwani Kumar
Shiva, Chandan Kumar
SUSTAINABLE ENERGY GRIDS & NETWORKS, 2022, 31
[40] Low leakage power gating technique for subnanometer CMOS circuits
Manickam, Kavitha
Thangavel, Govindaraj
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2016, 24 (06) : 5011 - 5024

← 1 2 3 4 5 →