Modeling the temperature distribution of multi-chip integrated circuits combining Wire-Bond and Flip-Chip technologies

被引：0

作者：

Boriskov, P. P. ^{[1
]}

Ershova, N. Yu ^{[1
]}

Putrolaynen, V. V. ^{[1
]}

Seredov, P. N. ^{[1
]}

Belyaev, M. A. ^{[1
]}

机构：

[1] Petrozavodsk State Univ, Inst Phys & Technol, 33 Lenin Str, Petrozavodsk 185910, Russia

来源：

INTERNATIONAL SCIENTIFIC CONFERENCE ON APPLIED PHYSICS, INFORMATION TECHNOLOGIES AND ENGINEERING (APITECH-2019) | 2019年 / 1399卷

关键词：

D O I：

10.1088/1742-6596/1399/2/022036

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

On the basis of finite-element computer modeling, the temperature distribution of a multi-chip integrated circuit was calculated in System on Package configuration, combining Wire-Bond and Flip-Chip technologies. Technical recommendations are suggested for choosing a compound, taking into account the continuous layer of the compound separating the active elements and the heat sink.

引用

页数：5

共 50 条

[21] Electro-thermal modelling and Tj estimation of wire-bonded IGBT power module with multi-chip switches subject to wire-bond lift-off
Degrenne N.
Delamea R.
Mollov S.
Degrenne, Nicolas (n.degrenne@fr.merce.mee.com), 1600, American Institute of Mathematical Sciences (04): : 154 - 168
[22] Low-cost flip-chip process for monolithic microwave integrated circuits and optical components
Humpston, G
Vincent, JH
Watson, N
GEC JOURNAL OF TECHNOLOGY, 1998, 15 (02): : 91 - 96
[23] Hygro-thermo-mechanical modeling of mixed flip-chip and wire bond stacked die BGA module with molded undertill
Zhang, XR
Tee, TY
Ng, HS
Teysseyre, J
Loo, S
Mhaisalkar, S
Ng, FK
Lim, CT
6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 630 - 634
[24] Process Optimization based on the Multi-chip RF Integrated Circuits in System Level Packaging
Wen, Xiaoxia
Hao, Le
Zhang, Yanfei
Gong, Xueqin
Liu, Yuantao
2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
[25] Simulation comparison of InGaP/GaAs HBT thermal performance in wire-bonding and flip-chip technologies
d'Alessandro, Vincenzo
Catalano, Antonio Pio
Magnani, Alessandro
Codecasa, Lorenzo
Rinaldi, Niccolo
Moser, Brian
Zampardi, Peter J.
MICROELECTRONICS RELIABILITY, 2017, 78 : 233 - 242
[26] Low-temperature direct flip-chip bonding for integrated micro-systems
Higurashi, E
Suga, T
Sawada, R
2005 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS (LEOS), 2005, : 121 - 122
[27] FEM modeling of temperature distribution of a flip-chip no-flow underfill package during solder reflow process
Zhang, ZQ
Sitaraman, SK
Wong, CP
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2004, 27 (01): : 86 - 93
[28] Flip-Chip Bonding for SiC Integrated Circuits With Gold Stud Bumps for High Temperature Up To 600 degree celsius Applications
Li, Feng
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (04): : 705 - 713
[29] Packaging Approach for Integrating 40/45-nm ELK Devices into Wire Bond and Flip-Chip Packages
Hong, Tan Hua
Beleran, John
Drake, Koh Y. S.
Wilson, Ong P. L.
Mehta, Gaurav
Librado, Gatbonton
Zhang, X. R.
Surasit, C.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (12): : 1923 - 1933
[30] Multi-chip Power Distribution Network Modeling and Analysis Based on Multi-Input Impedance
Zhang, Jincan
Miao, Min
Han, Bo
Cui, Xiaole
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 854 - 859

← 1 2 3 4 5 →