Substrate temperature effects on 193 nm photoresist deformation and self-aligned contact hole etching performances

被引:1
|
作者
Kim, Myeong-Cheol [1 ]
Bai, Keun-Hee [1 ]
Kang, Chang-Jin [1 ]
Cho, Han-Ku [1 ]
机构
[1] Samsung Elect, Semicond R&D Ctr, Proc Dev Team, Yongin 446711, South Korea
来源
关键词
D O I
10.1116/1.2354162
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The authors managed to accomplish an etching condition for a self-aligned contact (SAC) structure patterned with the 193 nm lithography. With lowering the substrate temperature from the previous SAC etching condition optimized for the 248 nm lithography, they could minimize the 193 nm photoresist deformation. The low-temperature setting is found to form relatively thicker, more uniform, and more carbon-rich fluorocarbon polymer film on the photoresist top and sidewall, which effectively prevents the ion-enhanced selective volatilization of carbonyl groups of the 193 nm photoresist [Ling et al. J. Vac. Sci. Technol. B 22, 2594 (2004)]. Along the contact hole, the transmission electron microscope-energy dispersive x-ray spectrometry and field emission-Auger analyses were performed for the two temperature settings. At the low-temperature setting, relatively thinner fluorocarbon film with high fluorine content is observed within the contact hole, which is consistent with the observed etching phenomena of both the decrease in the etching selectivity of SiO2 to Si3N4 and the increase in the etching open strength within the SAC narrow slit. They could maintain the proper Si3N4 etching selectivity even at the low temperature with utilizing a part of the increased etching open strength endowed by decreasing the substrate temperature. They propose a model consistently describing most of all the SAC etching phenomena and surface analysis results observed in this work. The model separates the fluorocarbon radicals into the two groups, the carbon- and fluorine-abundant ones and considers the carbon-abundant radicals much stickier. (c) 2006 American Vacuum Society.
引用
收藏
页码:2331 / 2336
页数:6
相关论文
共 50 条
  • [31] Sub-1-nm EOT Schottky Source/Drain Germanium CMOS Technology with Low-temperature Self-aligned NiGe/Ge Junctions
    Hosoi, Takuji
    Minoura, Yuya
    Asahara, Ryohei
    Oka, Hiroshi
    Shimura, Takayoshi
    Watanabe, Heiji
    2014 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2014,
  • [32] ELECTRICAL EVALUATION OF HIGH-TEMPERATURE EFFECTS ON GATE OXIDE INTEGRITY IN A SELF-ALIGNED COSI2 MOS PROCESS
    KARLIN, TE
    ZHANG, SL
    RYDEN, KH
    NYGREN, S
    OSTLING, M
    DHEURLE, FM
    APPLIED SURFACE SCIENCE, 1993, 73 : 277 - 279
  • [33] Self-Aligned Planar Metal Double-Gate Polycrystalline-Silicon Thin-Film Transistors Fabricated at Low Temperature on Glass Substrate
    Ogata, Hiroyuki
    Ichijo, Kenji
    Kondo, Kenji
    Hara, Akito
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (02): : 285 - 288
  • [34] Self-Aligned Planar Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate
    Sasaki, Shun
    Ogata, Hiroyuki
    Hara, Akito
    PROCEEDINGS OF 2013 TWENTIETH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD 13): TFT TECHNOLOGIES AND FPD MATERIALS, 2013, : 251 - 254
  • [35] Low operating current and high temperature operation of 650nm AlGaInP visible laser diodes with real refractive index guided self-aligned structure
    Imafuji, O
    Yuri, M
    Hashimoto, T
    Ishida, M
    Mannoh, M
    Kawata, T
    Ogawa, H
    Yoshikawa, A
    Itoh, K
    ELECTRONICS LETTERS, 1997, 33 (14) : 1223 - 1225
  • [36] Self-aligned Metallic Source and Drain Fin-on-Insulator FinFETs with Excellent Short Channel Effects Immunity down to 20 nm Gate Length
    Zhang, Qingzhu
    Li, Junjie
    Tu, Hailing
    Yi, Huaxiang
    Yan, Jiang
    Meng, Lingkuan
    Yao, Jiaxin
    Wang, Guilei
    Cao, Zhijun
    Li, Yudong
    Zhang, Zhaohao
    Wu, Zhenhua
    Wei, Feng
    Zhao, Hongbin
    Gao, Jiangfeng
    He, Xiaobin
    Jiang, Qifeng
    Xiong, Wenjuan
    Xiang, Jinjuan
    Zhou, Zhangyu
    Lu, Yihong
    Xu, Gaobo
    Luo, Kun
    Pan, Yu
    Xu, Renren
    Gu, Jie
    Hou, Chaozhao
    Li, Junfeng
    Wang, Wenwu
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [37] Room-temperature Observation of Large Coulomb-blockade Oscillations from Germanium Quantum-dot Single-hole Transistors with Self-aligned Electrodes
    Chen, Gwong-Liang
    Lai, Wei-Ting
    Kuo, David M. T.
    Li, Pei-Wen
    2007 7TH IEEE CONFERENCE ON NANOTECHNOLOGY, VOL 1-3, 2007, : 1324 - 1327
  • [38] In-line chemical shrink process for 70 nm contact hole patterns by the room-temperature electrostatic self-assembly
    Hah, JH
    Mayya, S
    Hata, M
    Kim, HW
    Ryoo, MH
    Woo, SG
    Cho, HK
    Moon, JT
    Ryu, BI
    Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 162 - 170
  • [39] CURRENT CROWDING AND MISALIGNMENT EFFECTS AS SOURCES OF ERROR IN CONTACT RESISTIVITY MEASUREMENTS .2. EXPERIMENTAL RESULTS AND COMPUTER-SIMULATION OF SELF-ALIGNED TEST STRUCTURES
    CAPPELLETTI, P
    FINETTI, M
    SCORZONI, A
    SUNI, I
    CIRCELLI, N
    DALLALIBERA, G
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (03) : 532 - 536
  • [40] Self-Aligned Metal Double-Gate Low-Temperature Polycrystalline Silicon Thin-Film Transistors on Glass Substrate Using Back-Surface Exposure
    Hara, Akito
    Sato, Tadashi
    Kondo, Kenji
    Hirose, Kenta
    Kitahara, Kuninori
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (02)