Synthesis of finite state machines for improved state verification

被引:6
|
作者
Ahmad, InItiaz [1 ]
Ali, Faridah M. [1 ]
Das, A. Shoba [1 ]
机构
[1] Kuwait Univ, Dept Comp Engn, Safat 13060, Kuwait
关键词
D O I
10.1016/j.compeleceng.2005.12.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Finite State Machines (FSMs) are used in diverse areas to model hardware and software systems. Verification of FSMs is essential to ensure reliability of systems. To verify that a machine is in an expected state in testing, Unique Input/Output (UIO) sequences are used. The aforementioned testing methodology requires that each state in the FSM has an UIO. However, it is possible for a given machine that few or even none of its states have an UIO sequence. This paper presents a guided heuristic algorithm for synthesizing FSMs such that each state has an UIO sequence. The states of an FSM with identical I/O labels on transitions are grouped in order to identify the states which do not possess UIO sequence. The transitions are then augmented by adding extra output terminals incrementally so that new UIO sequences are created for the states. A greedy approach is used to optimize the number of added outputs. Initially, the transitions which lead to state convergence (i.e., transitions with identical input/output labels taking a set of states to the same next state) and constrained self-loop (i.e., transitions taking a set of states either to itself or leads to state convergence) are identified since a state with only these transitions will never have a UIO sequence. Extra output terminals are added to the FSM which are used only while testing and the augmented output labels make sure that the states are neither convergent nor has constrained self-loop. thereby ensuring UIO sequence. The proposed algorithm, referred to as AUGP, was tested with a large number of FSMs including the Microelectronics Center of North Carolina (MCNC) FSM benchmarks. The augmented state transition table was used as input to a UIO computation algorithm (developed by the same authors [Ahmad 1, et at. IEE Proc Comput Digital Tech 2004; 151(2):13 1]) to check the performance of the augmentation algorithm and the tested FSMs were found to possess UIO sequence for all states. (c) 2006 Elsevier Ltd. All rights reserved.
引用
收藏
页码:349 / 363
页数:15
相关论文
共 50 条
  • [31] Synthesis of finite state machines for low power and testability
    Chaudhury, Saurabh
    Chattopadhyay, Santanu
    Rao, J. Srinivasa
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1434 - +
  • [32] Synthesis method of high speed finite state machines
    Czerwinski, R.
    Kania, D.
    BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2010, 58 (04) : 635 - 644
  • [33] CPLD-oriented Synthesis of Finite State Machines
    Czerwinski, Robert
    Kania, Dariusz
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 521 - 528
  • [34] Synthesis of finite state machines for implementation with Programmable structures
    Luba, Tadeusz
    Borowik, Grzegorz
    Krasniewski, Andrzej
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2009, 55 (02) : 183 - 200
  • [35] On the synthesis of adaptive tests for nondeterministic finite state machines
    M. L. Gromov
    N. V. Evtushenko
    A. V. Kolomeets
    Programming and Computer Software, 2008, 34 : 322 - 329
  • [36] SPECIFICATION AND SYNTHESIS OF COMMUNICATING FINITE-STATE MACHINES
    BELHADJ, H
    GERBAUX, L
    BERTRAND, MC
    SAUCIER, G
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 22 : 91 - 102
  • [37] On the Synthesis of Adaptive Tests for Nondeterministic Finite State Machines
    Gromov, M. L.
    Evtushenko, N. V.
    Kolomeets, A. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2008, 34 (06) : 322 - 329
  • [38] Synthesis of phase shifters for linear finite state machines
    Wesolowski, K
    Tyszer, J
    ELECTRONICS LETTERS, 2001, 37 (15) : 942 - 943
  • [39] Specification, Verification, and Synthesis using Extended State Machines with Callbacks
    Fowze, Farhaan
    Yavuz, Tuba
    2016 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2016, : 95 - 104
  • [40] Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting
    Salauyou, Valery
    COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT, CISIM 2016, 2016, 9842 : 741 - 751