A 15-20GHz Delay-Locked Loop in 90nm CMOS Technology

被引：2
|
作者：
Chang, Jung-Yu [1 ]
Chuang, Chi-Nan [1 ]
Liu, Shen-Iuan [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源：
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE | 2008年
关键词：
D O I：
10.1109/ASSCC.2008.4708766
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 15GHz-20GHz delay-locked loop (DLL) has been fabricated in 90nm CMOS technology. It not only relaxes the speed requirement of the voltage-controlled delay line (VCDL), but also allows the VCDL not to operate at the highest frequency. When this DLL operates at 20GHz, the measured root-mean-square and peak-to-peak jitters are 0.813ps and 6.62ps, respectively. The core area is 0.250.4 mm(2) and the power consumption is 49mW for 0.9V supply.
引用
收藏
页码：213 / 216
页数：4
相关论文
共 50 条
  • [21] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
    Chuang, Chi-Nan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
  • [22] A harmonic quadrature LO generator using a 90′ delay-locked loop
    Craninckx, J
    Gravot, V
    Donnay, S
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 127 - 130
  • [23] A 20GSps Track-and-Hold Circuit in 90nm CMOS Technology
    Kai, Tang
    Qiao, Meng
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 237 - 240
  • [24] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Lu, Ping
    Sjoland, Henrik
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 49 - 59
  • [25] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Ping Lu
    Henrik Sjöland
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 49 - 59
  • [26] A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS
    Aspemyr, L
    Jacobsson, H
    Bao, MQ
    Sjöland, H
    Femdahl, M
    Carchon, G
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 387 - +
  • [27] A 3-8 GHz Delay-Locked Loop With Cycle Jitter Calibration
    Chuang, Chi-Nan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1094 - 1098
  • [28] A 250MHz-2GHz wide range delay-locked loop
    Kim, BG
    Kim, LS
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 139 - 142
  • [29] A 2.4-GHz DSSS superregenerative receiver with a simple delay-locked loop
    Moncunill-Geniz, FX
    Palà-Schönwälder, P
    Dehollain, C
    Joehl, N
    Declercq, M
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2005, 15 (08) : 499 - 501
  • [30] A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process
    Cheng, Kuo-Hsing
    Chang, Kai-Fei
    Lo, Yu-Lung
    Lai, Ching-Wen
    Tseng, Ah-Kuang
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3205 - +
12345