Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation

被引:6
|
作者
Abdelmalek, Nidhal [1 ]
Djeffal, Faycal [1 ,2 ]
Bentrcia, Toufik [2 ]
机构
[1] Univ Mostefa Benboulaid Batna 2, Dept Elect, LEA, Batna 05000, Algeria
[2] Univ Batna 1, Dept Phys, LEPCM, Batna 05000, Algeria
关键词
Continuous model; Surrounding gate; High-kappa; Tunneling FET; Analog/RF; Linearity; THRESHOLD VOLTAGE; MOSFET; DRAIN; TRANSISTORS; EQUATION; IMPACT;
D O I
10.1007/s10825-018-1141-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A continuous and accurate model based on the two-dimensional (2D) potential solution of a tunnel field-effect transistor (TFET) with undoped vertical surrounding-gate (VSG) structure is proposed. Both ambipolarity and dual modulation effects are included to obtain a more accurate analytical model, whose validity is demonstrated by comparison with two-dimensional numerical simulations using ATLAS-2D. The continuity of the proposed model enables extraction of analog/radiofrequency (RF) parameters and device figures of merit. Moreover, the effect of introducing a high-kappa layer on the gate oxide in improving the behavior of the VSG-TFET is explored for use in high-performance analog/RF applications. The proposed continuous analytical model can be easily implemented in commercial simulators to study and investigate VSG-TFET-based nanoelectronic circuits.
引用
收藏
页码:724 / 735
页数:12
相关论文
共 50 条
  • [31] Effect of Curie Temperature on Ferroelectric Tunnel FET and Its RF/Analog Performance
    Das, Basab
    Bhowmick, Brinda
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2021, 68 (04) : 1437 - 1441
  • [32] Triple Material Surrounding Gate (TMSG) Nanoscale Tunnel FET-Analytical Modeling and Simulation
    Vanitha, P.
    Balamurugan, N. B.
    Priya, G. Lakshmi
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (06) : 585 - 593
  • [33] Analytical modeling and Simulation Based Investigation of Triple material surrounding gate heterojunction tunnel FET
    Suguna, M.
    Sree, V. A. Nithya
    Kaveri, R.
    Hemalatha, M.
    Balamurugan, N. B.
    Sriramkumar, D.
    Dhanaselvam, P. Suveetha
    SILICON, 2022, 14 (16) : 10729 - 10740
  • [34] Analytical modeling and Simulation Based Investigation of Triple material surrounding gate heterojunction tunnel FET
    M. Suguna
    V. A. Nithya sree
    R. Kaveri
    M. Hemalatha
    N. B. Balamurugan
    D. Sriramkumar
    P. Suveetha Dhanaselvam
    Silicon, 2022, 14 : 10729 - 10740
  • [35] Impact of source pocket doping on RF and linearity performance of a cylindrical gate tunnel FET
    Dash, Sidhartha
    Lenka, Annada Shankar
    Jena, Biswajit
    Mishra, Guru Prasad
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (03)
  • [36] Performance investigation of InAs based dual electrode tunnel FET on the analog/RF platform
    Anand, Sunny
    Sarin, R. K.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 60 - 69
  • [37] Influence of Germanium source on dopingless tunnel-FET for improved analog/RF performance
    Cecil, Kanchan
    Singh, Jawar
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 101 : 244 - 252
  • [38] Impact of Drain Underlap and High Bandgap Strip on Cylindrical Gate All Around Tunnel FET and its Influence on Analog/RF Performance
    Arya Dutt
    Sanjana Tiwari
    Abhishek Kumar Upadhyay
    Ribu Mathew
    Ankur Beohar
    Silicon, 2022, 14 : 9789 - 9796
  • [39] Impact of Drain Underlap and High Bandgap Strip on Cylindrical Gate All Around Tunnel FET and its Influence on Analog/RF Performance
    Dutt, Arya
    Tiwari, Sanjana
    Upadhyay, Abhishek Kumar
    Mathew, Ribu
    Beohar, Ankur
    SILICON, 2022, 14 (15) : 9789 - 9796
  • [40] Study of effect of gate-length downscaling on the analog/RF performance and linearity investigation of InAs-based nanowire Tunnel FET
    Biswal, Sudhansu Mohan
    Baral, Biswajit
    De, Debashis
    Sarkar, Angsuman
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 91 : 319 - 330