Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation

被引:6
|
作者
Abdelmalek, Nidhal [1 ]
Djeffal, Faycal [1 ,2 ]
Bentrcia, Toufik [2 ]
机构
[1] Univ Mostefa Benboulaid Batna 2, Dept Elect, LEA, Batna 05000, Algeria
[2] Univ Batna 1, Dept Phys, LEPCM, Batna 05000, Algeria
关键词
Continuous model; Surrounding gate; High-kappa; Tunneling FET; Analog/RF; Linearity; THRESHOLD VOLTAGE; MOSFET; DRAIN; TRANSISTORS; EQUATION; IMPACT;
D O I
10.1007/s10825-018-1141-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A continuous and accurate model based on the two-dimensional (2D) potential solution of a tunnel field-effect transistor (TFET) with undoped vertical surrounding-gate (VSG) structure is proposed. Both ambipolarity and dual modulation effects are included to obtain a more accurate analytical model, whose validity is demonstrated by comparison with two-dimensional numerical simulations using ATLAS-2D. The continuity of the proposed model enables extraction of analog/radiofrequency (RF) parameters and device figures of merit. Moreover, the effect of introducing a high-kappa layer on the gate oxide in improving the behavior of the VSG-TFET is explored for use in high-performance analog/RF applications. The proposed continuous analytical model can be easily implemented in commercial simulators to study and investigate VSG-TFET-based nanoelectronic circuits.
引用
收藏
页码:724 / 735
页数:12
相关论文
共 50 条
  • [1] Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation
    Nidhal Abdelmalek
    Fayçal Djeffal
    Toufik Bentrcia
    Journal of Computational Electronics, 2018, 17 : 724 - 735
  • [2] A nonlocal approach for semianalytical modeling of a heterojunction vertical surrounding-gate tunnel FET
    Abdelmalek, Nidhal
    Djeffal, Faycal
    Bentrcia, Toufik
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (01) : 104 - 119
  • [3] A nonlocal approach for semianalytical modeling of a heterojunction vertical surrounding-gate tunnel FET
    Nidhal Abdelmalek
    Fayçal Djeffal
    Toufik Bentrcia
    Journal of Computational Electronics, 2019, 18 : 104 - 119
  • [4] Study on Analog/RF and Linearity Performance of Staggered Heterojunction Gate Stack Tunnel FET
    Biswal, Sudhansu M.
    Das, Satish K.
    Misra, Sarita
    Nanda, Umakanta
    Jena, Biswajit
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (07)
  • [5] RF and Stability Performance of Double Gate Tunnel FET
    Sivasankaran, K.
    Mallick, P. S.
    Murali, N.
    Kumar, Kiran
    2012 INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2012,
  • [6] Influence of Germanium Source Dual Halo Dual Dielectric Triple Material Surrounding Gate Tunnel FET for Improved Analog/RF Performance
    Venkatesh, M.
    Suguna, M.
    Balamurugan, N. B.
    SILICON, 2020, 12 (12) : 2869 - 2877
  • [7] Influence of Germanium Source Dual Halo Dual Dielectric Triple Material Surrounding Gate Tunnel FET for Improved Analog/RF Performance
    M. Venkatesh
    M. Suguna
    N. B. Balamurugan
    Silicon, 2020, 12 : 2869 - 2877
  • [8] Analog and RF performance investigation of cylindrical surrounding-gate MOSFET with an analytical pseudo-2D model
    Angsuman Sarkar
    Swapnadip De
    Anup Dey
    Chandan Kumar Sarkar
    Journal of Computational Electronics, 2012, 11 : 182 - 195
  • [9] Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET
    Malihe Zare
    Fateme Peyravi
    Seyed Ebrahim Hosseini
    Journal of Electronic Materials, 2020, 49 : 5638 - 5646
  • [10] Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET
    Zare, Malihe
    Peyravi, Fateme
    Hosseini, Seyed Ebrahim
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (09) : 5638 - 5646