An AVS Video Decoder Design and Implementation Based On Parallel Algorithm

被引：0
|
作者：
Sui, Chunchun [1 ]
Wang, Ning [2 ]
Chen, Ling [1 ]
Cao, Xixin [1 ]
机构：
[1] Peking Univ, Sch Softwar & Microelect, Beijing, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian, Peoples R China
来源：
12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2 | 2010年
关键词：
Videodecoder; Parallelism processing; CC1100; AVS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the development of communication, digital video compression technology turns into one of the most flourishing realm. In this paper the author introduces an AVS decoder design based on a multimedia chip-platform. In order to obtain the optimal performance, the structure of decoder adopts parallel algorithm with the centre processer and the coprocessor. The performance of the decoder which is about ten times faster than that of the software mode rm52j_r1, meets the requirement of real-time broadcasting (30 frames per second). Some analyses about the optimization are also included in this paper.
引用
收藏
页码：1606 / 1609
页数：4
相关论文
共 50 条
  • [41] An implemented VLSI architecture of inverse quantizer for AVS HDTV video decoder
    Sheng, B
    Wen, G
    Di, W
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 306 - 309
  • [42] Optimization of AVS plus Software Decoder for High-definition Video
    Chen, Peijuan
    Liu, Rongke
    Pan, Yu
    Du, Qiuchen
    Lin, Manqing
    8TH INTERNATIONAL CONFERENCE ON INTERNET MULTIMEDIA COMPUTING AND SERVICE (ICIMCS2016), 2016, : 334 - 339
  • [43] MAPPING AND OPTIMIZATION OF THE AVS VIDEO DECODER ON A HIGH PERFORMANCE CHIP MULTIPROCESSOR
    Krommydas, Konstantinos
    Tsoublekas, George
    Antonopoulos, Christos D.
    Bellas, Nikolaos
    2010 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME 2010), 2010, : 896 - 901
  • [44] Design and Implementation of Video Content Classification Algorithm Based on Face Recognition
    Wu, Xiaokang
    Xie, Chenggang
    Tang, Shu
    Yang, Yuanbo
    PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON INFORMATION SCIENCES, MACHINERY, MATERIALS AND ENERGY (ICISMME 2015), 2015, 126 : 1329 - 1332
  • [45] A SOC Design for AVS Video Decoding
    Wei, Liu
    PACIIA: 2008 PACIFIC-ASIA WORKSHOP ON COMPUTATIONAL INTELLIGENCE AND INDUSTRIAL APPLICATION, VOLS 1-3, PROCEEDINGS, 2008, : 670 - 673
  • [46] Design and Implementation of parallel XDraw algorithm based on triangle region division
    Li, Ya-nan
    Dou, Wang-feng
    Wang, Yan-li
    2017 16TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES), 2017, : 41 - 44
  • [47] DESIGN AND IMPLEMENTATION OF PARALLEL TERM CONTRIBUTION ALGORITHM BASED ON MAPREDUCE MODEL
    Chao, Peng
    Bin, Wu
    Chao, Deng
    PROCEEDINGS OF THE 2012 SEVENTH OPEN CIRRUS SUMMIT (OCS 2012), 2012, : 43 - 47
  • [48] Design and implementation of K-means parallel algorithm based on Hadoop
    Jia, Jiyang
    Xie, Hui
    Xu, Tao
    PROCEEDINGS OF 2021 2ND INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INFORMATION SYSTEMS (ICAIIS '21), 2021,
  • [49] Design and implementation of parallel restricted genetic algorithm based on shared memory
    Zheng, Jinhua
    Cai, Zixing
    Gaojishu Tongxin/High Technology Letters, 2000, 10 (03): : 23 - 27
  • [50] The parallel design and implementation of the PCNN algorithm based on the visual perception information
    Zhao, Yanming
    Wang, Yong
    ADVANCES IN ENERGY SCIENCE AND TECHNOLOGY, PTS 1-4, 2013, 291-294 : 2936 - 2940
12345