Towards systems-on-a-chip

被引:1
|
作者
不详
机构
关键词
D O I
10.1038/s41566-018-0191-7
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Progress in silicon photonics is delivering chips that can densely pack photonics and electronics together and perform multidimensional quantum information processing.
引用
收藏
页码:311 / 311
页数:1
相关论文
共 50 条
  • [41] LusSy: An open tool for the analysis of systems-on-a-chip at the transaction level
    Moy, Matthieu
    Maraninchi, Florence
    Maillet-Contoz, Laurent
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2005, 10 (2-3) : 73 - 104
  • [42] Using an embedded processor for efficient deterministic testing of systems-on-a-chip
    Jas, Abhijit
    Touba, Nur A.
    Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 418 - 423
  • [43] Automatic generation of schedulings for improving the test coverage of Systems-on-a-chip
    Helmstetter, C.
    Maraninchi, E.
    Maillet-Contoz, L.
    Moy, M.
    PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, 2006, : 171 - +
  • [44] Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip
    Fei, Yunsi
    Jha, Niraj K.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (1-2) : 2 - 13
  • [45] Reconfigurable computing in space: From current technology to reconfigurable systems-on-a-chip
    Graham, P
    Caffrey, M
    Wirthlin, M
    Johnson, DE
    Rollins, N
    2003 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-8, 2003, : 2399 - 2410
  • [46] Progress toward high-performance infrared imaging systems-on-a-chip
    Kozlowski, LJ
    Vural, K
    Tennant, WE
    Kleinhans, WE
    Gergis, IS
    INFRARED TECHNOLOGY AND APPLICATIONS XXVI, 2000, 4130 : 245 - 253
  • [47] Rethinking engineering research and education for post-pc systems-on-a-chip
    De Man, H
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 18 - 18
  • [49] A geometric-primitives-based compression scheme for testing systems-on-a-chip
    El-Maleh, A
    al Zahir, S
    Khan, E
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 54 - 59
  • [50] An area efficient mixed-signal test architecture for systems-on-a-chip
    Venkatanarayanan, HV
    Bushnell, ML
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 161 - 168