High-level synthesis for low power

被引：0
|
作者：
Macii, E
机构：
来源：
LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS | 1997年 / 337卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：381 / 393
页数：13
相关论文
共 50 条
  • [31] Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Hao, Cong
    Zhang, Haoran
    Yoshimura, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (04) : 940 - 951
  • [32] Timing Driven Power Gating in High-Level Synthesis
    Huang, Shih-Hsu
    Cheng, Chun-Hua
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 173 - 178
  • [33] High-level synthesis of low-power control-flow intensive circuits
    Khouri, KS
    Lakshminarayana, G
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1715 - 1729
  • [34] Power Estimation Methodology for a High-Level Synthesis Framework
    Ahuja, Sumit
    Mathaikutty, Deepak A.
    Singh, Gaurav
    Stetzer, Joe
    Shukla, Sandeep K.
    Dingankar, Ajit
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 541 - +
  • [35] HIGH-LEVEL SYNTHESIS
    PAWLAK, A
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261
  • [36] High-Level Low-Power System Design Optimization
    Pursley, David
    Yeh, Tung-Hua
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [37] A high-level optimization scheme for low power clock design
    Kang, CJ
    Chen, CH
    Adel-Raheem, E
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1492 - 1495
  • [38] Synthesis of low-power selectively-clocked systems from high-level specification
    Benini, L
    De Micheli, G
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 311 - 321
  • [39] High-Level Synthesis for Low Power Hardware Implementation of Unscheduled Data-Dominated Circuits
    Tang, Xiaoyong
    Jiang, Tianyi
    Jones, Alex K.
    Banerjee, Prithviraj
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (03) : 259 - 272
  • [40] A high-level optimization scheme for low power clock design
    Kang, CJ
    Chen, CH
    CCCT 2003, VOL6, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: III, 2003, : 221 - 224
12345