A Low-Temperature SU-8 Based Wafer-Level Hermetic Packaging for MEMS Devices

被引:19
|
作者
Zine-El-Abidine, Imed [1 ]
Okoniewski, Michal [2 ]
机构
[1] CMC Microsyst, Kingston, ON K7L 3N6, Canada
[2] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB T2N 1N4, Canada
来源
关键词
Microelectromechanical devices; micromachining; packaging; wafer-scale integration; ENCAPSULATION;
D O I
10.1109/TADVP.2008.2006757
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We have developed a novel all SU-8 packaging method for microelectromechanical system (MEMS) devices. The process is low temperature and low cost and it allows for nonhermetic as well as hermetic packaging. The nonhermetic package can be applied to sensors. The process flow is based on a partial and a full exposure of SU-8 negative resist using two masks. The underexposed region results in cross-linking of only a surface layer, while the underlying resist is not cross-linked and can be removed using SU-8 developer. By depositing a second SU-8 layer a sealed package for MEMS devices can be achieved. The packaging method provides any pattern and cavity clearance since it is solely based on lithography steps. The concept of the packaging method is introduced in this paper and then its practical validity demonstrated using Simulation and characterization results.
引用
收藏
页码:448 / 452
页数:5
相关论文
共 50 条
  • [41] Wafer Level Hermetic Packaging of MOEMS Devices
    Yang, Charles
    Xu, Antai
    Wang, Ye
    32nd IEEE/CPMT International Electronic Manufacturing Technology Symposium, 2007, : 182 - 185
  • [42] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [43] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [44] Low-Temperature, Surface-Compliant Wafer Bonding using Sub-Micron Gold Particles for Wafer-Level MEMS Packaging
    Ishida, Hiroyuki
    Ogashiwa, Toshinori
    Kanehira, Yukio
    Ito, Shin
    Yazaki, Takuya
    Mizuno, Jun
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1140 - 1145
  • [45] Ceramic via wafer-level packaging for MEMS
    Heck, John M.
    Arana, Leonel R.
    Read, Bill
    Dory, Thomas S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1069 - 1074
  • [46] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [47] Fabrication of miniaturized fluidic devices using SU-8 based lithography and low temperature wafer bonding
    Svasek, P
    Svasek, E
    Lendl, B
    Vellekoop, M
    SENSORS AND ACTUATORS A-PHYSICAL, 2004, 115 (2-3) : 591 - 599
  • [48] Low Temperature Direct Bonding for Hermetic Wafer level Packaging
    Nie, Lei
    Shi, Tielin
    Tang, Zirong
    Liu, Shiyuan
    Liao, Guanglan
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 472 - 475
  • [49] Hermetic Wafer Level Thin Film Packaging for MEMS
    Soon, Jeffrey Bo Woon
    Singh, Navab
    Calayir, Enes
    Fedder, Gary K.
    Piazza, Gianluca
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 857 - 862
  • [50] Low-temperature wafer-level transfer bonding
    Niklaus, F
    Enoksson, P
    Griss, P
    Kälvesten, E
    Stemme, G
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2001, 10 (04) : 525 - 531