SAT-based explicit LTLf satisfiability checking

被引:18
|
作者
Li, Jianwen [1 ]
Pu, Geguang [1 ]
Zhang, Yueling [1 ]
Vardi, Moshe Y. [2 ]
Rozier, Kristin Y. [3 ]
机构
[1] East China Normal Univ, Shanghai, Peoples R China
[2] Rice Univ, Houston, TX 77251 USA
[3] Iowa State Univ, Ames, IA 50011 USA
关键词
LTL over finite traces; Satisfiability checking; SAT-based satisfiability checking; Conflict-driven satisfiability checking; BOOLEAN SATISFIABILITY; TEMPORAL LOGIC; MODEL CHECKING; AUTOMATA; FINITE;
D O I
10.1016/j.artint.2020.103369
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Linear Temporal Logic over finite traces (LTLf) was proposed in 2013 and has attracted increasing interest around the AI community. Though the theoretic basis for LTLf has been thoroughly explored since that time, there are still few algorithmic tools that are able to provide an efficient reasoning strategy for LTLf. In this paper, we present a SAT-based framework for LTLf satisfiability checking, which is the foundation of LTLf reasoning. We use propositional SAT-solving techniques to construct a transition system, which is an automata-style structure, for an input LTLf formula; satisfiability checking is then reduced to a path-search problem over this transition system. Based on this framework, we further present CDLSC (Conflict-Driven LTLf Satisfiability Checking), a novel algorithm (heuristic) that leverages information produced by propositional SAT solvers, utilizing both satisfiability and unsatisfiability results. More specifically, the satisfiable results of the SAT solver are used to create new states of the transition system and the unsatisfiable results to accelerate the path search over the system. We evaluate all 5 off-the-shelf LTLf satisfiability algorithms against our new approach CDLSC. Based on a comprehensive evaluation over 4 different LTLf benchmark suits with a total amount of 9317 formulas, our time-cost analysis shows that 1) CDLSC performs best on checking unsatisfiable formulas by achieving approximately a 4X time speedup, compared to the second-best solution (K-LIVE [1]); 2) Although no approaches dominate checking satisfiable formulas, CDLSC performs best on 2 of the total 4 tested satisfiable benchmark suits; and 3) CDLSC gains the best overall performance when considering both satisfiable and unsatisfiable instances. (C) 2020 Elsevier B.V. All rights reserved.
引用
收藏
页数:19
相关论文
共 50 条
  • [31] Frontend model generation for SAT-based property checking
    Wedler, M
    Stoffel, D
    Kunz, W
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 914 - 919
  • [32] Explicit safety property strengthening in SAT-based induction
    Vimjam, Vishnu C.
    Hsiao, Michael S.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 63 - +
  • [33] Lazy Abstraction and SAT-Based Reachability in Hardware Model Checking
    Vizel, Yakir
    Grumberg, Orna
    Shoham, Sharon
    PROCEEDINGS OF THE 12TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2012), 2012, : 173 - 181
  • [34] SAT-based bounded model checking for SE-LTL
    Zhou Conghua
    Ju Shiguang
    SNPD 2007: EIGHTH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING, AND PARALLEL/DISTRIBUTED COMPUTING, VOL 3, PROCEEDINGS, 2007, : 582 - +
  • [35] SAT-Based reachability checking for timed automata with discrete data
    Zbrzezny, Andrzej
    Polrola, Agata
    FUNDAMENTA INFORMATICAE, 2007, 79 (3-4) : 579 - 593
  • [36] SAT-based model-checking for security protocols analysis
    Alessandro Armando
    Luca Compagna
    International Journal of Information Security, 2008, 7 : 3 - 32
  • [37] Integrating BDD-based and SAT-based symbolic model checking
    Cimatti, A
    Giunchiglia, E
    Pistore, M
    Roveri, M
    Sebastiani, R
    Tacchella, A
    FRONTIERS OF COMBINING SYSTEMS, 2002, 2309 : 49 - 56
  • [38] Flexible SAT-based framework for incremental bounded upgrade checking
    Fedyukovich, Grigory
    Sery, Ondrej
    Sharygina, Natasha
    INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2017, 19 (05) : 517 - 534
  • [39] An analysis of SAT-based model checking techniques in an industrial environment
    Amla, N
    Du, XQ
    Kuehlmann, A
    Kurshan, RP
    McMillan, KL
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2005, 3725 : 254 - 268
  • [40] On SAT-Based Model Checking of Speed-Independent Circuits
    Huemer, Florian
    Najvirt, Robert
    Steininger, Andreas
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 100 - 105