Thermal stress and debonding in Cu/low k damascene line structures

被引:13
|
作者
Du, Y [1 ]
Wang, DT [1 ]
Merrill, C [1 ]
Ho, PS [1 ]
机构
[1] Univ Texas, Lab Interconnect & Packaging, PRC, MER, Austin, TX 78712 USA
来源
52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS | 2002年
关键词
D O I
10.1109/ECTC.2002.1008201
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this study, the thermal stress and debond characteristics of Cu damascene structures were investigated using x-ray diffraction and 3D finite element analysis (FEA). First x-ray diffraction was used to measure thermal stresses in Cu line structures embedded in TEOS and low k SiLK(TM) dielectrics. In FEA, an efficient 3D model was developed and verified by checking with x-ray stress data of Cu lines and results obtained from a multi-line 3D model. This simplified model was employed to calculate the effect of scaling line width on thermal stress characteristics of Cu lines and ILD in TEOS and SiLK structures. Compared with TEOS, the SiLK ILD was found to have significantly larger thermal strains that approach a nearly hydrostatic state with decreasing line width. The energy release rates G for the barrier/low k interfaces were calculated for both single and dual damascene structures and compared with the 4-point bending test results.
引用
收藏
页码:859 / 864
页数:4
相关论文
共 50 条
  • [41] The effect of line width on stress-induced voiding in Cu dual damascene interconnects
    Shao, W
    Gan, ZH
    Mhaisalkar, SG
    Chen, Z
    Li, HY
    THIN SOLID FILMS, 2006, 504 (1-2) : 298 - 301
  • [42] Stress and Stress Induced Failure of Damascene Cu Interconnects
    Paik, Jong-Min
    Park, Il-Mok
    Joo, Young-Chang
    ELECTRONIC MATERIALS LETTERS, 2005, 1 (01) : 77 - 85
  • [43] Electromigration and stress-induced-voiding in dual damascene Cu/low-k interconnects: a complex balance between vacancy and stress gradients
    Croes, K.
    Wilson, C. J.
    Lofrano, M.
    Vereecke, B.
    Beyer, G. P.
    Tokei, Zs
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 591 - 598
  • [44] Fundamental properties of organic low-k dielectrics usable in the Cu damascene process
    Nomura, Y
    Ota, F
    Kurino, H
    Koyanagi, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (11): : 7876 - 7882
  • [45] Extraction of process-induced damage in low-k/Cu damascene structure
    Chikaki, S
    Shimoyama, M
    Yagi, R
    Yoshino, T
    Shishida, Y
    Ono, T
    Ishikawa, A
    Fujii, N
    Nakayama, T
    Kohmura, K
    Tanaka, H
    Kawahara, J
    Matsuo, H
    Takada, S
    Yamanishi, T
    Hishiya, S
    Kinoshita, NHK
    Kikkawa, T
    ISSM 2005: IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2005, : 422 - 425
  • [46] Electromigration reliability of dual-damascene Cu/porous methylsilsesquioxane low k interconnects
    Lee, KD
    Ogawa, ET
    Yoon, S
    Lu, X
    Ho, PS
    APPLIED PHYSICS LETTERS, 2003, 82 (13) : 2032 - 2034
  • [47] The ashing damage study of porous low-k material for Cu damascene structure
    Inoue, O
    Jimbo, T
    Katsuyama, K
    Tamaru, T
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 369 - 374
  • [48] Impact of Anode-side Defect Generation on Inter-Level TDDB Degradation in Cu/Low-k Damascene Structures
    Suzumura, N.
    Omori, K.
    Tsuchiya, H.
    Aono, H.
    Yamashita, T.
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [49] Microstructure, stress, and stress-induced damages in damascene Cu
    Paik, JM
    Joo, YC
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2004, 741 : 27 - 38
  • [50] Effect of line geometries on textures in damascene Cu lines
    Paik, JM
    Joo, YC
    TEXTURES OF MATERIALS, PTS 1 AND 2, 2002, 408-4 : 1555 - 1560