共 50 条
- [1] Thermal stresses in Cu damascene submicron line structures STRESS INDUCED PHENOMENA IN METALLIZATION, 1999, 491 : 304 - 314
- [2] Packaging effect on reliability for Cu/low k damascene structures ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 55 - 62
- [3] Cryokinetic cleaning on Cu/low-k dual damascene structures CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 258 - 265
- [4] Surface preparation challenges with Cu/low-k damascene structures CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
- [5] Effect of packaging on interfacial cracking in Cu/low k damascene structures 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 727 - 732
- [7] Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures Rhee, S.-H. (seung-hyun.rhee@amd.com), 1600, American Institute of Physics Inc. (93):
- [10] Porosity effect on material properties and thermal stresses of Cu/low K line structures. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2002, 224 : U506 - U507