Thermal stress and debonding in Cu/low k damascene line structures

被引:13
|
作者
Du, Y [1 ]
Wang, DT [1 ]
Merrill, C [1 ]
Ho, PS [1 ]
机构
[1] Univ Texas, Lab Interconnect & Packaging, PRC, MER, Austin, TX 78712 USA
关键词
D O I
10.1109/ECTC.2002.1008201
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this study, the thermal stress and debond characteristics of Cu damascene structures were investigated using x-ray diffraction and 3D finite element analysis (FEA). First x-ray diffraction was used to measure thermal stresses in Cu line structures embedded in TEOS and low k SiLK(TM) dielectrics. In FEA, an efficient 3D model was developed and verified by checking with x-ray stress data of Cu lines and results obtained from a multi-line 3D model. This simplified model was employed to calculate the effect of scaling line width on thermal stress characteristics of Cu lines and ILD in TEOS and SiLK structures. Compared with TEOS, the SiLK ILD was found to have significantly larger thermal strains that approach a nearly hydrostatic state with decreasing line width. The energy release rates G for the barrier/low k interfaces were calculated for both single and dual damascene structures and compared with the 4-point bending test results.
引用
收藏
页码:859 / 864
页数:4
相关论文
共 50 条
  • [1] Thermal stresses in Cu damascene submicron line structures
    Kasthurirangan, J
    Du, Y
    Ho, P
    Capasso, C
    Gall, M
    Jawarani, D
    Hernandez, R
    Kawasaki, H
    STRESS INDUCED PHENOMENA IN METALLIZATION, 1999, 491 : 304 - 314
  • [2] Packaging effect on reliability for Cu/low k damascene structures
    Wang, GT
    Ho, PS
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 55 - 62
  • [3] Cryokinetic cleaning on Cu/low-k dual damascene structures
    Kirkpatrick, BK
    Williams, EC
    Lavangkul, S
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 258 - 265
  • [4] Surface preparation challenges with Cu/low-k damascene structures
    Kirkpatrick, B
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
  • [5] Effect of packaging on interfacial cracking in Cu/low k damascene structures
    Wang, GT
    Groothuis, S
    Ho, PS
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 727 - 732
  • [6] Thermal Stress Control in Cu Dual Damascene Interconnects with Low-k Organic Polymer Film
    Tagami, Masayoshi
    Hayashi, Yoshihiro
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (12) : II1071 - II1077
  • [7] Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures
    Rhee, S.-H. (seung-hyun.rhee@amd.com), 1600, American Institute of Physics Inc. (93):
  • [8] Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    JOURNAL OF APPLIED PHYSICS, 2003, 93 (07) : 3926 - 3933
  • [9] Characterization of Low-k/Cu Damascene Structures Using Monoenergetic Positron Beams
    Uedono, Akira
    Inoue, Naoya
    Hayashi, Yoshihiro
    Eguchi, Kazuhiro
    Nakamura, Tomoji
    Hirose, Yukinori
    Yoshimaru, Masaki
    Oshima, Nagayasu
    Ohdaira, Toshiyuki
    Suzuki, Ryoichi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (12)
  • [10] Porosity effect on material properties and thermal stresses of Cu/low K line structures.
    Ho, PS
    Liu, JJ
    Gan, DW
    Wang, GT
    Du, Y
    Rhee, SH
    Volksen, W
    Miller, RD
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2002, 224 : U506 - U507