EHW architecture for real-time GPS attitude determination based on parallel genetic algorithm

被引:0
|
作者
Xu, JN [1 ]
Arslan, T [1 ]
Wang, Q [1 ]
Wan, DJ [1 ]
机构
[1] Univ Edinburgh, Dept Elect Engn, Edinburgh EH9 3JL, Midlothian, Scotland
来源
2002 NASA/DOD CONFERENCE ON EVOLABLE HARDWARE, PROCEEDINGS | 2002年
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The paper describes a parallel genetic algorithm for the VLSI implementation of real-time GPS attitude determination systems. The genetic algorithm is based on a fine-grained model and utilises AFM (Ambiguity Function Method) for GPS attitude determination. The paper describes various implementation choices with for the genetic algorithm in order to achieve both functionality and practical performance constraints such as speed, compactness and scalability. Simulation results using GPS carrier phase experimental data show that, in addition to low hardware complexity, our final genetic algorithm architecture achieves a linear speed-up with the number of processors utilised in the target VLSI chip.
引用
收藏
页码:133 / 141
页数:9
相关论文
共 50 条
  • [41] Combined Attitude Determination for Real-Time Geomagnetic Navigation
    Wang, Weilin
    Jin, Zhaonan
    Miao, Linliang
    Yang, Zhihao
    Mi, Sasa
    Qin, Yijie
    Yao, Xingzhong
    Ou-Yang, Jun
    Yang, Xiaofei
    IEEE MAGNETICS LETTERS, 2022, 13
  • [42] Epoch-by-epoch ambiguity resolution for real-time attitude determination using a GPS multiantenna system
    Univ of Calgary, Calgary, Canada
    Navigation, 2 (391-408):
  • [43] Real-Time Single-Frequency GPS/MEMS-IMU Attitude Determination of Lightweight UAVs
    Eling, Christian
    Klingbeil, Lasse
    Kuhlmann, Heiner
    SENSORS, 2015, 15 (10) : 26212 - 26235
  • [44] Real-time task offloading algorithm based on genetic algorithm in production environment
    Hu H.
    Li Q.
    Li Z.
    Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2023, 29 (04): : 1254 - 1266
  • [45] A DSP/FPGA-based parallel architecture for real-time image processing
    Yan, Luxin
    Zhang, Tianxu
    Zhong, Sheng
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 610 - 610
  • [46] PIPES - A TRANSPUTER-BASED PARALLEL ARCHITECTURE FOR AI REAL-TIME APPLICATIONS
    BALBONI, GP
    GIANDONATO, G
    MELEN, R
    APPLYING TRANSPUTER BASED PARALLEL MACHINES ( OUG 10 ), 1989, : 264 - 279
  • [47] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [48] Parallel FPGA-Based Architecture for Real-Time AUV Robust Control
    Liu, Yuan
    Bao, Di
    Yang, Rui
    Li, Ming
    Li, Shuwei
    Feng, Xuchen
    2020 IEEE 6TH INTERNATIONAL CONFERENCE ON CONTROL SCIENCE AND SYSTEMS ENGINEERING (ICCSSE), 2019, : 86 - 91
  • [49] An FPGA-based Parallel Hardware Architecture for Real-time Eye Detection
    Kim, Dongkyun
    Jung, Junhee
    Thuy Tuong Nguyen
    Kim, Daijin
    Kim, Munsang
    Kwon, Key Ho
    Jeon, Jae Wook
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (02) : 150 - 161
  • [50] Improving Real-Time GPS by incorporating TelegraphCQ in Jamdroid Architecture
    Qadeer, Mohammed A.
    Akhtar, Nadeem
    Khan, Faraz
    Baratte, Etienne
    ISWPC: 2009 4TH INTERNATIONAL SYMPOSIUM ON WIRELESS PERVASIVE COMPUTING, 2009, : 195 - +