Parallel-genetic-algorithm-based HW/SW partitioning

被引:0
|
作者
Farahani, Amin Farmahini [1 ]
Kamal, Mehdi [2 ]
Salmani-Jelodar, Mehdi [3 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
[3] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran
来源
PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware/Software (HW/SW) Partitioning plays one of the most important roles in Co-design of embedded systems that is due to made at the beginning of the cycle of the design. The ultimate designed system's performance strongly depends on partitioning. Therefore, achieving the optimum solutions can reduced the systems cost and delay. On the other hand, Genetic algorithms (GAs) are powerful function optimizers that are used successfully to solve problems in many different disciplines. Parallel GAs (PGAs) are particularly easy to implement and promise substantial gains in performance and results. In this paper, we present a PGA-based approach to achieve near optimal solutions for HW/SW partitioning problem. To evaluate the proposed system, we have used Task Graphs For Free (TGFF). tool which is used widely in the literature. The experimental results show that the proposed approach finds the near optimal cost solutions in acceptable time. The achieved results also show that the proposed system main capability is in mapping large scale task graphs to HW or SW.
引用
收藏
页码:337 / +
页数:2
相关论文
共 50 条
  • [31] Security-aware Modeling and Analysis for HW/SW Partitioning
    Li, Letitia W.
    Lugou, Florian
    Apvrille, Ludovic
    MODELSWARD: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT, 2017, : 302 - 311
  • [32] HW/SW partitioning of an embedded instruction memory decem presser
    Weiss, S
    Beren, S
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 36 - 41
  • [33] Distributed HW/SW-partitioning for embedded reconfigurable networks
    Streichert, T
    Haubelt, C
    Teich, J
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 894 - 895
  • [34] HW/SW codesign of handoff protocol for wireless ATM networks based on performance optimization using genetic algorithm
    Lima, RNB
    Miranda, MN
    Filho, JVS
    Pedroza, ACP
    de Mesquita, AC
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 29 - 34
  • [35] A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs
    Binh, NN
    Imai, M
    Shiomi, A
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 126 - 131
  • [36] HW/SW Co-Design of Parallel Systems
    Wein, Enno
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 344 - 348
  • [37] Genetic algorithm based program partitioning
    Saito, T
    Nakanishi, T
    Kunieda, Y
    Fukuda, A
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 707 - 712
  • [38] UML-based specifications of an embedded system oriented to HW/SW partitioning - A case study
    Prevostini, M
    Balzarini, F
    Kostadinov, AN
    Mankan, S
    Martinola, A
    Minosi, A
    LANGUAGES FOR SYSTEM SPECIFICATION: SELECTED CONTRIBUTIONS ON UML, SYSTEMC, SYSTEM VERILOG, MIXED-SIGNAL SYSTEMS, AND PROPERTY SPECIFICATION FROM FDL'03, 2004, : 71 - 84
  • [39] A parallel compact genetic algorithm for Multi-FPGA Partitioning
    Hidalgo, JI
    Baraglia, R
    Perego, R
    Lanchares, J
    Tirado, F
    NINTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2001, : 113 - 120
  • [40] Dynamo: a runtime partitioning system for FPGA-based HW/SW image processing systems
    Heather Quinn
    Miriam Leeser
    Laurie Smith King
    Journal of Real-Time Image Processing, 2007, 2 : 179 - 190