Statistical estimation of the cumulative distribution function for power dissipation in VLSI circuits

被引：0
|
作者：
Ding, CS
Wu, Q
Hsieh, CT
Pedram, M
机构：
来源：
DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997 | 1997年
关键词：
D O I：
10.1109/DAC.1997.597175
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes to use quantile points of the cumulative distribution function for power consumption to provide detailed information about the power distribution in a circuit. The paper also presents two techniques based on population pruning and stratification to improve the efficiency of estimation. Both population pruning and stratification are based on a low cost predictor, such as zero-delay power estimate. Experimental results show the effectiveness of the proposed techniques in providing detailed power distribution information.
引用
收藏
页码：371 / 376
页数：4
相关论文
共 50 条
  • [21] MINIMAX ESTIMATION OF A CUMULATIVE DISTRIBUTION FUNCTION
    PHADIA, EG
    ANNALS OF STATISTICS, 1973, 1 (06): : 1149 - 1157
  • [22] Simulation and optimization of the power distribution network in VLSI circuits
    Bai, G
    Bobba, S
    Hajj, IN
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 481 - 486
  • [23] An efficient estimation method of dynamic power dissipation on VLSI interconnects
    Park, Joong-ho
    Sung, Bang-Hyun
    Kim, Seok-Yoon
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 65 - 74
  • [24] Peak power estimation of VLSI circuits: New peak power measures
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 435 - 439
  • [25] Estimation of Upper Bound of Power Dissipation in QCA Circuits
    Srivastava, Saket
    Sarkar, Sudeep
    Bhanja, Sanjukta
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (01) : 116 - 127
  • [26] Estimation of power dissipation in switched-capacitor circuits
    Casinovi, G
    Young, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (12) : 1625 - 1636
  • [27] STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS
    COX, P
    YANG, P
    MAHANTSHETTI, SS
    CHATTERJEE, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 391 - 398
  • [28] STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS
    COX, P
    YANG, P
    MAHANTSHETTI, SS
    CHATTERJEE, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 471 - 478
  • [29] High-level area and power estimation for VLSI circuits
    Nemani, M
    Najm, FN
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 114 - 119
  • [30] Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 117 - 120
12345