A Hardware-In-the-Loop Simulation Platform of an Imaging ATR Missile

被引:2
|
作者
Yang, Xiaoyang [1 ]
Wang, Jiangyun [1 ]
Luo, Honglei [1 ]
机构
[1] Beihang Univ, Sch Automat Sci & Elect Engn, Beijing 100083, CO, Peoples R China
关键词
D O I
10.1109/ASC-ICSC.2008.4675420
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A hardware-in-the-loop simulation (HILS) system is presented for mid and terminal guidance simulation of precise imaging auto target recognizing (ATR) missiles. The system provided a simulation platform supporting the researches of ATR theories and designations of remote precise missiles. This distributed HILS system uses a multi-solution communication architecture between nodes of different real-time and expandability demands. The main simulation nodes includes the missile model node, the ATR processing node, the scene generate node and 2DOF rotary platform system, and the other auxiliary nodes can be added into the system a smart way. Most of the main nodes were developed in Windows and are open and expandable. RTX SDK was used to solve the Windows real-time problem. Lastly, a simulation instance is proposed to show the overall features of the system.
引用
收藏
页码:545 / 550
页数:6
相关论文
共 50 条
  • [31] Development of Hardware-in-the-Loop Simulation for CubeSat Platform: Focusing on Magnetometer and Magnetorquer
    Shim, Hanjoon
    Kim, O-Jong
    Park, Minhuck
    Choi, Minkyu
    Kee, Changdon
    IEEE ACCESS, 2023, 11 : 73164 - 73179
  • [32] A multimode realtime hardware-in-the-loop simulation
    Hazelrig, CC
    Peters, TS
    Waites, EA
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING V, 2000, 4027 : 74 - 81
  • [33] HARDWARE-IN-THE-LOOP SIMULATION FOR ELECTRIC POWERTRAINS
    Vasiliu, Catalin
    Vasile, Nicolae
    REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2012, 57 (02): : 212 - 221
  • [34] BGT hardware-in-the-loop simulation facility
    Gross, S
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING IV, 1999, 3697 : 2 - 10
  • [35] Graphical description for Hardware-In-the-Loop simulation
    Bouscayrol, A.
    Delarue, P.
    Lemaire-Semail, B.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 2506 - 2511
  • [36] Interface issues in hardware-in-the-loop simulation
    Monti, A
    Figueroa, H
    Lentijo, S
    Wu, X
    Dougal, R
    2005 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM, 2005, : 39 - 45
  • [37] Hardware-in-the-loop simulation for a production system
    Park, Sang C.
    Chang, Minho
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2012, 50 (08) : 2321 - 2330
  • [38] Hardware-in-the-loop Simulation for Autonomous Driving
    Deng, Weiwen
    Lee, Yong H.
    Zhao, Annie
    IECON 2008: 34TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-5, PROCEEDINGS, 2008, : 1680 - 1685
  • [39] Interface design for hardware-in-the-loop simulation
    Schlager, Martin
    Elmenreich, Wilfried
    Wenzel, Ingomar
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 1554 - +
  • [40] Hardware-in-the-loop simulation of communication networks
    杨杰
    李寅
    Journal of Beijing Institute of Technology, 2012, 21 (03) : 376 - 381