Digital Artificial Neural Network Implementation on a FPGA for Data Classification

被引:7
|
作者
Morales, C. [1 ]
Flores, U. [1 ]
Adam, M. [2 ]
Diaz, M. [3 ]
Caballero, J. A. [3 ]
Criado, D. [3 ]
Pavoni, S. [4 ]
机构
[1] Univ Politecn Estado Morelos, Jiutepec, Morelos, Mexico
[2] Ctr Nacl Invest & Desarrollo Tecnol, Cuernavaca, Morelos, Mexico
[3] Inst Super Politecn Jose Antonio Echeverria, Havana, Cuba
[4] Inst Super Politecn Jose Antonio Echeverria, Ctr Invest Microelect, Havana, Cuba
关键词
Artificial Neural Network; MOSFET; Data Classification; Multilayer Perceptron;
D O I
10.1109/TLA.2015.7387224
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents the implementation of a Digital Artificial Neural Network (ANN) of type Multilayer Perceptron trained for data classification corresponding to the output characteristic of a transistor MOSFET. The ANN digital was build and training with an adequate number of neurons and samples for achieve an approximate of 90% correct data classification of the transistor MOSFET.
引用
收藏
页码:3216 / 3220
页数:5
相关论文
共 50 条
  • [11] Digital implementation of artificial neural networks: From VHDL description to FPGA implementation
    Izeboudjen, N
    Farah, A
    Titri, S
    Boumeridja, H
    ENGINEERING APPLICATIONS OF BIO-INSPIRED ARTIFICIAL NEURAL NETWORKS, VOL II, 1999, 1607 : 139 - 148
  • [12] An FPGA implementation of an Artificial Neural Network for prediction of cetane number
    Alizadeh, G.
    Frounchi, J.
    Nia, M. Baradaran
    Zarifi, M. H.
    Asgarifar, S.
    2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 605 - +
  • [13] FPGA BASED IMPLEMENTATION OF CONVOLUTIONAL NEURAL NETWORK FOR HYPERSPECTRAL CLASSIFICATION
    Chen, Xiaofeng
    Ji, Jingyu
    Mei, Shaohui
    Zhang, Yifan
    Han, Manli
    Du, Qian
    IGARSS 2018 - 2018 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM, 2018, : 2451 - 2454
  • [14] A digital neural network FPGA direct hardware implementation algorithm
    Dinu, Andrei
    Cirstea, Marcian
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2307 - +
  • [15] Hardware implementation of the simplified digital spiking neural network on FPGA
    Lee K.
    Kim Y.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 405 - 414
  • [16] ATM data classification with an artificial neural network
    Sundstrom, K
    Rueda, A
    McLeod, RD
    IEEE WESCANEX 97 COMMUNICATIONS, POWER AND COMPUTING CONFERENCE PROCEEDINGS, 1997, : 276 - 279
  • [17] Digital hardware implementation of a neural network used for classification
    Faiedh, H
    Gafsi, Z
    Torki, K
    Besbes, K
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 551 - 554
  • [18] Implementation of an Artificial Neural Network on a FPGA SOM for solving labyrinth paths
    Ivan, Callejas
    Juan, Pineros
    Juan, Rocha
    Ferney, Hernandez
    Fabio, Delgado
    2013 II INTERNATIONAL CONGRESS OF ENGINEERING MECHATRONICS AND AUTOMATION (CIIMA), 2013,
  • [19] Neural network implementation on a FPGA
    Chen, YJ
    du Plessis, WP
    2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 337 - 342
  • [20] A Single Layer Architecture to FPGA Implementation of BP Artificial Neural Network
    Liu Shoushan
    Chen Yan
    Xu Wenshang
    Zhang Tongjun
    2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 2, 2010, : 258 - 264