Research and Implement Embedded Artificial Intelligence in Low-Power Water Meter Reading Device

被引：0

作者：

Hoan Nguyen Duc ^{[1
]}

Thao Nguyen Manh ^{[1
]}

Huy Trinh Le ^{[1
]}

Ferrero, Fabien ^{[2
]}

机构：

[1] Vietnam Natl Univ VNUHCM UIT, Univ Informat Technol, Ho Chi Minh City, Vietnam

[2] Univ Cote dAzur, CNRS, LEAT, Sophia Antipolis, France

来源：

2021 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2021) | 2021年

关键词：

LoRaWAN; Water Meter; Deep Learning; Automatic Meter Reading; Low Power; Image Processing In C/C plus; ROBUST;

D O I：

10.1109/ATC52653.2021.9598331

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a system using artificial intelligence deployed on ESP32-Cam to conduct OCR on water meter readings. Data transmission through LoRa technology ensures low-power consumption and long-range data communication. The accuracy of digit classification tasks reaches up to 98%. The lowest current consumption in active and sleep mode is 33.5 mA and 0.2 uA, respectively. With these specifications, the system proposal is proved to be low-power, low-cost, has a long-lasting operating time and can be deployed in widespread use.

引用

页码：119 / 124

页数：6

共 50 条

[21] TRENDS IN LOW-POWER DEVICE DESIGN
IIDA, Y
NEC RESEARCH & DEVELOPMENT, 1995, 36 (01): : 103 - 104
[22] PIEZOELECTRIC COUPLE METER FOR LOW-POWER ASYNCHRONOUS MOTORS
BRANDOLINI, A
MANIGRASSO, R
ELETTROTECNICA, 1972, 59 (12): : 1264 - 1273
[23] Design Methodology for Low-Power Embedded Microprocessors
Manuzzato, Andrea
Campi, Fabio
Liberali, Valentino
Pandini, Davide
2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 259 - +
[24] A low-power cache system for embedded processors
Park, GH
Lee, KW
Lee, JS
Han, TD
Kim, SD
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 316 - 319
[25] Challenges for low-power embedded SOC's
Hattori, Toshihiro
2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 75 - 78
[26] THE SMART CHOICE FOR LOW-POWER EMBEDDED COMPUTING
ELECTRONICS WORLD, 2014, 120 (1942): : 30 - 32
[27] A low-power branch predictor for embedded processors
Chung, SW
Park, GH
Park, SB
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (09): : 2253 - 2257
[28] Low-power consumption architecture for embedded processor
Yoshida, Y
Song, BY
Okuhata, H
Onoye, T
Shirakawa, I
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 77 - 80
[29] A low-power embedded SRAM for wireless applications
Cosemans, Stefan
Dehaene, Wim
Catthoor, Francky
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (07) : 1607 - 1617
[30] Simulation in low-power embedded processor design
Yoshida, Y
Onoye, T
Shirakawa, I
Kubo, N
SIMULATION IN INDUSTRY: 9TH EUROPEAN SIMULATION SYMPOSIUM 1997, 1997, : 557 - 561

← 1 2 3 4 5 →