The future of field-programmable gate arrays

被引：0
|
作者：
Alfke, P [1 ]
机构：
[1] Xilinx Inc, Applicat Engn, San Jose, CA 95124 USA
来源：
PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS | 1999年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Field-programmable logic is ideal for customized digital designs. Like microprocessors and memories, it offers the well-known advantages of very high integration: high complexity and density, small size, low power consumption and cost, and high reliability. On the other hand, programmable logic avoids the problems of ASICs: high Non-Recurring Engineering (NRE) costs, long delays, complex testing issues and the increasingly difficult electrical issues of deep sub-micron ASICs.
引用
收藏
页码：36 / 40
页数：5
相关论文
共 50 条
  • [41] Interconnect driver design for long wires in field-programmable gate arrays
    Lee, Edmund
    Lemieux, Guy
    Mirabbasi, Shahriar
    2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 89 - +
  • [42] The impact of pipelining on energy per operation in field-programmable gate arrays
    Wilton, SJE
    Ang, SS
    Luk, W
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 719 - 728
  • [43] Reconfigurable Computing. Accelerating Computation with Field-Programmable Gate Arrays
    Orozco, Edusmildo
    SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2007, 8 (04): : 437 - 438
  • [44] Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays
    Edmund Lee
    Guy Lemieux
    Shahriar Mirabbasi
    Journal of Signal Processing Systems, 2008, 51 : 57 - 76
  • [45] A STOCHASTIC-MODEL TO PREDICT THE ROUTABILITY OF FIELD-PROGRAMMABLE GATE ARRAYS
    BROWN, SD
    ROSE, J
    VRANESIC, ZG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (12) : 1827 - 1838
  • [46] A performance-oriented routing tools for field-programmable gate arrays
    Roman, M
    Tetyana, K
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2001, : 243 - 244
  • [47] Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation
    Ditmar, Johan
    McKeever, Steve
    Wilson, Alex
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2008, 2008
  • [48] An Automated Flow for Arithmetic Component Generation in Field-Programmable Gate Arrays
    Smith, Alastair M.
    Constantinides, George A.
    Cheung, Peter Y. K.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 3 (03)
  • [49] Field-programmable gate arrays aren't just for prototyping anymore
    Ajluni, C
    ELECTRONIC DESIGN, 2000, 48 (08) : 71 - +
  • [50] LOGIC SYNTHESIS FOR LIBRARY-BASED FIELD-PROGRAMMABLE GATE ARRAYS
    HERMANN, M
    ROHFLEISCH, B
    SCHLICHTMANN, U
    WURTH, B
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (01): : 18 - 28
12345