FPGA-Accelerated Analytics: From Single Nodes to Clusters

被引:4
|
作者
Istvan, Zsolt [1 ]
Kara, Kaan [2 ]
Sidler, David [3 ]
机构
[1] IMDEA Software Inst, Madrid, Spain
[2] Oracle Labs, Zurich, Switzerland
[3] Microsoft Corp, Redmond, WA 98052 USA
来源
FOUNDATIONS AND TRENDS IN DATABASES | 2020年 / 9卷 / 02期
关键词
REAL-TIME; PERFORMANCE; ALGORITHM; EFFICIENT; SYSTEM; JOIN; END;
D O I
10.1561/1900000072
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In this monograph, we survey recent research on using reconfigurable hardware accelerators, namely, Field Programmable Gate Arrays (FPGAs), to accelerate analytical processing. Such accelerators are being adopted as a way of overcoming the recent stagnation in CPU performance because they can implement algorithms differently from traditional CPUs, breaking traditional trade-offs. As such, it is timely to discuss their benefits in the context of analytical processing, both as an accelerator within a single node database and as part of distributed data analytics pipelines. We present guidelines for accelerator design in both scenarios, as well as, examples of integration within full-fledged Relational Databases. We do so through the prism of recent research projects that explore how emerging compute-intensive operations in databases can benefit from FPGAs. Finally, we highlight future research challenges in programmability and integration, and cover architectural trends that are propelling the rapid adoption of accelerators in datacenters and the cloud.
引用
收藏
页码:101 / 208
页数:108
相关论文
共 50 条
  • [21] Optimistic Data Parallelism for FPGA-Accelerated Sketching
    Kiefer, Martin
    Poulakis, Ilias
    Zacharatou, Eleni Tzirita
    Markl, Volker
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2023, 16 (05): : 1113 - 1125
  • [22] FPGA-Accelerated Simulink Simulations of Electrical Machines
    Kredo, Kurtis, II
    Zenor, John
    Bednar, Richard
    Crosbie, Roy
    2015 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS), 2015, : 74 - 79
  • [23] A research project on FPGA-accelerated cryptographic computing
    Argenziano, Domenico
    2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), 2015, : 574 - 577
  • [24] FPGA-accelerated simulation of variable latency memory systems
    Cilasun, Husrev
    Macaraeg, Christopher
    Peng, Ivy
    Sarkar, Abhik
    Gokhale, Maya
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, MEMSYS 2022, 2022,
  • [25] GhostSZ: A Transparent FPGA-Accelerated Lossy Compression Framework
    Xiong, Qingqing
    Patel, Rushi
    Yang, Chen
    Geng, Tong
    Skjellum, Anthony
    Herbordt, Martin C.
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 258 - 266
  • [26] FPGA-Accelerated Data Preprocessing for Personalized Recommendation Systems
    Kim, Hyeseong
    Lee, Yunjae
    Rhu, Minsoo
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 9 - 10
  • [27] FPGA-Accelerated Simulation of Truncated-Matrix Multipliers
    Walters, E. George, III
    2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 993 - 997
  • [28] FPGA-ACCELERATED RETINAL VESSEL-TREE EXTRACTION
    Nieto, A.
    Brea, V. M.
    Vilarino, D. L.
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 485 - 488
  • [29] Sorting Large Data Sets with FPGA-Accelerated Samplesort
    Chen, Han
    Madaminov, Sergey
    Ferdman, Michael
    Milder, Peter
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 326 - 326
  • [30] FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory
    Li, Zhaoshi
    Liu, Leibo
    Deng, Yangdong
    Wang, Jiawei
    Liu, Zhiwei
    Yin, Shouyi
    Wei, Shaojun
    MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 911 - 923