Hartley Stochastic Computing For Convolutional Neural Networks

被引:0
|
作者
Mozafari, S. H. [1 ]
Clark, J. J. [1 ]
Gross, W. J. [1 ]
Meyer, B. H. [1 ]
机构
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada
关键词
TRANSFORM;
D O I
10.1109/SiPS52927.2021.00049
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Energy consumption and the latency of convolutional neural networks (CNNs) are two important factors that limit their applications specifically for embedded devices. Fourier-based frequency domain (FD) convolution is a promising low-cost alternative to conventional implementations in the spatial domain (SD) for CNNs. FD convolution performs its operation with point-wise multiplications. However, in CNNs, the overhead for the Fourier-based FD-convolution surpasses its computational saving for small filter sizes. In this work, we propose to implement convolutional layers in the FD using the Hartley transformation (HT) instead of the Fourier transformation. We show that the HT can reduce the convolution delay and energy consumption even for small filters. With the HT of parameters, we replace convolution with point-wise multiplications. HT lets us compress input feature maps, in all convolutional layer, before convolving them with filters. To optimize the hardware implementation of our method, we utilize stochastic computing (SC) to perform the point-wise multiplications in the FD. In this regard, we re-formalize the HT to better match with SC. We show that, compared to conventional Fourier-based convolution, Hartley SC-based convolution can achieve 1.33x speedup, and 1.23x energy saving on a Virtex 7 FPGA when we implement AlexNet over CIFAR-10.
引用
收藏
页码:235 / 240
页数:6
相关论文
共 50 条
  • [21] Classification of stochastic processes by convolutional neural networks
    AL-hada, Eman A.
    Tang, Xiangong
    Deng, Weihua
    JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2022, 55 (27)
  • [22] DSCNN: Hardware-Oriented Optimization for Stochastic Computing Based Deep Convolutional Neural Networks
    Li, Zhe
    Ren, Ao
    Li, Ji
    Qiu, Qinru
    Wang, Yanzhi
    Yuan, Bo
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 678 - 681
  • [23] Hardware-Driven Nonlinear Activation for Stochastic Computing Based Deep Convolutional Neural Networks
    Li, Ji
    Yuan, Zihao
    Li, Zhe
    Ding, Caiwen
    Ren, Ao
    Qiu, Qinru
    Draper, Jeffrey
    Wang, Yanzhi
    2017 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2017, : 1230 - 1236
  • [24] FPGA Implementation of Convolutional Neural Network Based on Stochastic Computing
    Kim, Daewoo
    Moghaddam, Mansureh S.
    Moradian, Hossein
    Sim, Hyeonuk
    Lee, Jongeun
    Choi, Kiyoung
    2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 287 - 290
  • [25] Accurate and compact convolutional neural network based on stochastic computing
    Abdellatef, Hamdan
    Khalil-Hani, Mohamed
    Shaikh-Husin, Nasir
    Ayat, Sayed Omid
    NEUROCOMPUTING, 2022, 471 : 31 - 47
  • [26] Accelerating Deep Convolutional Neural Network base on stochastic computing
    Sadi, Mohamad Hasani
    Mahani, Ali
    INTEGRATION-THE VLSI JOURNAL, 2021, 76 : 113 - 121
  • [27] Complexity of Deep Convolutional Neural Networks in Mobile Computing
    Naeem, Saad
    Jamil, Noreen
    Khan, Habib Ullah
    Nazir, Shah
    COMPLEXITY, 2020, 2020
  • [28] A Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing
    Vestias, Mario P.
    ALGORITHMS, 2019, 12 (08)
  • [29] Energy-Efficient Stochastic Computing for Convolutional Neural Networks by Using Kernel-wise Parallelism
    Xie, Zaipeng
    Yuan, Chenyu
    Li, Likun
    Wu, Jiahao
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [30] Towards Budget-Driven Hardware Optimization for Deep Convolutional Neural Networks using Stochastic Computing
    Li, Zhe
    Li, Ji
    Ren, Ao
    Ding, Caiwen
    Draper, Jeffrey
    Qiu, Qinru
    Yuan, Bo
    Wang, Yanzhi
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 28 - 33